

Design and Implementation a Single-Switch Step-up DC-DC Converter Based on Cascaded Boost and Luo Converters

Hossein Gholizadeh¹, Reza Sharifi Shahrivar², Mir Reza Hashemi¹, Ebrahim Afjei¹, Saman Asghari Gorji^{3,4*}

¹ Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran

² Faculty of Electrical Engineering, Islamic Azad University, Tehran, Iran

³ Science and Engineering Faculty, Queensland University of Technology, Brisbane, Australia

⁴ Centre for Clean Energy Technologies and Practices, Queensland University of Technology, Brisbane, Australia

* Correspondence: saman.asgharigorji@qut.edu.au

Abstract: A single-switch step-up DC-DC converter has been designed and implemented based on the cascaded boost and Luo converters. The proposed converter owns a quadratic voltage gain and a high efficiency, which makes it suitable for renewable energy applications, where a high voltage gain ratio is desired without imposing high number of bulky items or employing a high duty cycle of the active switches. Furthermore, it benefits from the continuity of input current waveform that equip the maximum utilisation of renewable energy sources. While a transformer-less high voltage-gain has been achieved, the voltage and current stresses of the power switch and diodes have been kept low in comparison with the existing quadratic DC-DC converters. The converter has been analysed in both continuous and discontinuous conduction modes. Moreover, the non-ideal model of components has been considered for power loss and efficiency calculations and comparisons. Finally, the simulation results have been extracted with PLECS and validated with experiments on a 120 W prototype.

Keywords: Boost converter, cascaded converters, high voltage-gain converters, Luo converter.

1. Introduction

Mainly, the DC-DC topologies can be divided into isolated and non-isolated designs. The turn ratio of the coils in the isolated topologies acts an essential role in the increase of the voltage gain, independent of the high value of the duty cycle. Moreover, the isolation which takes place by the existence of the high-frequency transformer protects the sensitive loads against the faults of the input source. Despite the aforementioned advantages, the increased volume, weight, price and loss are the bold drawbacks of adding a magnetic core. Moreover, the discontinuity of the input current and the leakage inductors will signify the employment of the snubber circuits, which increases the number of circuit components and complexity of the converter. Therefore, it is a reasonable choice to utilise a non-isolated topology when there is no huge rationale to apply an isolated circuit. Among the canonical non-isolated converters including buck, buck-boost, boost converters, the buck-boost and boost converters can step up the voltage level of the input source. The discontinuous input and output currents as well as the negative polarity of the output voltage are the main disadvantages of the buck-boost converter. It is worth noting that the storage of the energy in the inductor during the first mode and the subsequent release of that energy to the load makes the 50 per cent duty cycle the best choice. Consequently, such a situation causes a pass-through rather than the step-up in the buck-boost converter [1]- [3].

The conventional Boost converter can step-up the input voltage gain. Theoretically, by increase of the duty cycle and its approach to unity, higher order of voltage gain can be achieved. However, the practical results are not compatible with the theoretical relations [1]- [3]. Approach of the duty cycle to unity makes the conduction time of the

Citation: Lastname, F.; Lastname, F.; Lastname, F. Title. *Energies* **2021**, *1*, 0. <https://doi.org/>

Received:

Accepted:

Published:

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Copyright: © 2021 by the authors. Submitted to *Energies* for possible open access publication under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

37 diode to approach zero, which complicates the the reverse recovery time of the diodes.
38 Moreover, the higher value of the duty-cycle yields a higher voltage/current stress of
39 switches and diodes which leads to higher losses [4]- [8]. The mentioned concepts make
40 the fields ready for the emergence of the new topologies of the DC-DC converters. One
41 of the offered structure is the cascade of the Boost converter which has been illustrated
42 in Fig. 1(a). As can be understood, a switch and three diodes have been employed in its
43 topology which is obtained by the connection of two boost topologies. While the duty
44 cycle becomes 50 percent, the voltage gain becomes four. In other words, its behavior is
45 same as the suggested topology of [22]. To achieve higher value of the voltage gain, the
46 duty-cycle has to approach the unity, which can significantly decrease the efficiency due
47 to the increase of the number of the components. The other high step-up topology is Luo
48 converter which has been illustrated in Fig. 1(b). In comparison with the boost topology,
49 the current ripple of the input current is higher, which increases the value of the input
50 dc-link capacitor. In other words, during the first operation mode of the stated converter,
51 the first diode becomes ON as the switch becomes activated. The mentioned diode is
52 activated due to the current made via the parallel connection of the first capacitor and
53 the input source. Such a current does not appear in the second mode. Therefore, the
54 input current ripple increases. Moreover, such a current ripple can decrease the life-time
55 of the capacitor which affects the life time of the whole topology. By considering the
56 value of the duty-cycle as 50 percent, the output voltage will be three times more than the
57 input voltage. The approach of the duty-cycle to unity causes the same drawbacks that
58 have been discussed for the cascaded boost converter. In [9]-[15], quadratic buck-boost
59 converters have been presented. Such topologies have been designed for the solar power
60 optimizer of photo-voltaic panels or cancellation of the current ripple in [14], [15]. To
61 achieve higher value of the voltage gain, the duty cycle has to become more than 50
62 percent. The input current of the mentioned converters of [10],[13] are not continuous,
63 the number of inductors in [9],[11],[12] are high and the voltage/current stress of the
64 semiconductor devices are high. The proposed converters of [16]-[19], are the other
65 type of quadratic converters which have been suggested for fuel cell applications. To
66 achieve the great value of the voltage gain, the higher value of the duty cycle is required.
67 Three inductors of [16],[17] will increase the volume and overall losses of the converter.
68 Moreover, the negative polarity of the output voltage in [18],[19] cause the load not to be
69 same grounded. In [20],[21] other kinds of the Quadratic converters have been proposed.
70 The load is not same grounded with the input source in both the mentioned converters.
71 Moreover, while the duty cycle becomes 50 percent, the voltage gain becomes 3. In [22],
72 a Quadratic boost converter has been proposed which its voltage gain is square of the
73 Boost converter. Voltage stress of one of the semiconductors is higher than the voltage
74 gain.

75 In this paper, a topology has been presented based on the cascaded boost and Luo
76 converters. Implementation of the boost topology in the first stage of the designed
77 converter makes the input current continuous and has made the whole converter appropriate
78 for renewable applications, unlike the suggested converters of [10], [13]. Moreover,
79 the high current ripple of input current in Luo converter and the proposed converters
80 of [9], [17], [19], [20] has been solved. It is worth noting, in the suggested topologies of
81 [9], [17], [19], [20], the number of the inductors' current which pass through the input
82 source is different. Therefore, similar to the Luo converter, the input current ripple of
83 the stated converters was increased. The voltage lift technique which has been used in
84 Luo converter, has made a higher voltage gain in comparison with the boost converter.
85 Therefore, the use of Luo converter in the second stage of the cascaded boost converter
86 instead of a second boost converter, has increased the voltage gain and a higher voltage
87 gain ratio has become possible with a lower value of the duty cycle. Additionally, its
88 voltage gain has become higher than the converters of [9]-[22]. In comparison with the
89 converters of [9], [11], [12]. [16], [17], [21] which have 3 inductors, the designed converter
90 has 2 inductors which decreases the dimension of the converter. The normalized value

91 of the voltage/current stresses of semiconductor devices in the converter have become
 92 low, accessible, and lower than the unity. Consequently, the efficiency of the designed
 93 topology has achieved high values and in the operating point has become more than 90
 94 percent. Such design of the converter can also be used for the applications that need to
 95 step up battery voltage for example 24 V to 100 V or 200 V such as electric bikes. In addi-
 96 tion, its continuous input current makes it appropriate with the renewable applications
 97 to provide high and stable output voltage.

98 2. The proposed topology

99 2.1. The topology of the proposed converter

100 The circuit schematic of the proposed topology has been demonstrated in Fig. 2(a).
 101 According to Fig. 2(b), the designed converter is a cascade of boost and Luo converters.
 102 Usage of the boost topology in the first part of the proposed topology has caused a
 103 continuous input current which is the main reason of suitability of designed converter
 104 to utilize in the renewable energy application. In addition, the magnitude of input filter
 105 capacitor and its current stress has decreased. It is worth noting the presented topology
 106 has two operation modes in the continuous conduction mode (CCM). To analyze the
 107 proposed converter, ideal mode of the used elements, performance of converter in CCM,
 108 describing the converter in steady state, and constant value of the capacitors' voltage
 109 due to their large and sufficient value have been assumed.

110 2.2. Operation modes

111 At the first operation mode, the first and third diodes have been activated due to
 112 their forward bias as the switch starts to conduct. Meanwhile, the inductors have been
 113 magnetized and their voltages have become positive. The first and output capacitors
 114 of the converter have been discharged due to their negative current and the second
 115 capacitor has become charged due to its positive current. The circuit schematic of
 116 proposed converter has been shown in Fig. 2(c). At the second operation mode, the
 117 switch has become ON. Meanwhile, the first and third diodes have been in the reverse
 118 bias. On the other hand, the second and fourth diodes have been started to pass the
 119 current. The circuit schematic of the converter has been illustrated in Fig. 2(d). The
 120 applied voltage to the inductors in this mode has become negative. Thus, the inductors
 121 have been demagnetized. Current of the first and output capacitors have become
 122 positive and start to be charged. The describing equations of the inductors voltage and
 123 the capacitors current have been written as below:

$$\begin{cases} L_1 \frac{di_{L_1}}{dt} = v_{in}D + (v_{in} - v_{c1})(1 - D), L_2 \frac{di_{L_2}}{dt} = v_{c1}D + (2v_{c1} - v_o)(1 - D) \\ C_1 \frac{dv_{C_1}}{dt} = -(i_{L_1} + i_{c2})D + (i_{L_1} - i_{L_2})(1 - D), C_2 \frac{dv_{C_2}}{dt} = i_{c2}D - i_{L_2}(1 - D) \\ C_o \frac{dv_{C_o}}{dt} = -i_oD + (i_{L_2} - i_o)(1 - D) \end{cases} \quad (1)$$

124 2.3. Voltage and current second balance

125 Using voltage second balance for the inductors voltage and current second balance
 126 for the capacitors current which leads to zero average voltage for the inductors and zero
 127 average current for capacitors, the average voltage of capacitors and the average current
 128 of inductors have been expressed as followed:

$$\begin{cases} V_{c_1} = \frac{v_{in}}{1 - D}, V_{c_2} = \frac{v_{in}}{1 - D}, V_{c_o} = \frac{(2 - D)v_{in}}{(1 - D)^2} \\ I_{L_1} = \frac{(2 - D)}{(1 - D)^2} I_o, I_{L_2} = \frac{1}{1 - D} I_o \end{cases} \quad (2)$$




Figure 1. (a) the boosting circuit, (b) Luo converter.




Figure 2. (a) proposed topology, (b) how it has been made, (c) the equivalent circuit of the first mode, (d) the equivalent circuit of the second mode.

2.4. voltage/current stress of the semiconductor devices

The current stress of switch and diodes are due to the current of the inductors in active mode of the semiconductors. Moreover, voltage stress of the semiconductors are due to the capacitor voltage in the inactive mode of the semiconductors. The voltage/current stress of the semiconductors has been expressed as a relation of the duty cycle, input voltage, and output current respectively as below:

$$\begin{cases} I_{S1} = \frac{(1+D-D^2)I_o}{(1-D)^2}, I_{D1} = \frac{D(2-D)I_o}{(1-D)^2}, I_{D2} = \frac{(2-D)I_o}{1-D}, I_{D3} = I_{D4} = I_o \\ V_{S1} = V_{D3} = V_{D4} = \frac{V_{in}}{(1-D)^2}, V_{D1} = \frac{DV_{in}}{(1-D)^2}, V_{D2} = \frac{V_{in}}{1-D} \end{cases} \quad (3)$$

2.5. The current ripple of the inductors and the voltage ripple of the capacitors

The inductors current ripple can be obtained by the difference between the maximum inductor current and the minimum inductor current. Simplified of this utterance, involved the inductor voltage in an operation mode at the simplified phrase. Furthermore, the capacitors voltage ripple can be calculated by the difference between the maximum capacitor voltage and the minimum capacitor voltage. The simplified of this utterance, involved the capacitor current in an operation mode at the simplified phrase. The inductors current ripple and the capacitors voltage ripple have been written below:

$$\Delta i_{L1} = \frac{DV_{in}}{L_1 f_s}, \Delta i_{L2} = \frac{DV_{in}}{(1-D)L_2 f_s}, \Delta v_{c1} = \frac{DV_o}{(1-D)RC_1 f_s}, \Delta v_{c2} = \frac{V_o}{RC_2 f_s}, \Delta v_{c0} = \frac{DV_o}{C_o f_s} \quad (4)$$

3. Discontinuous current mode

The discontinuous conduction mode(DCM) causes zero current of the inductors in an interval. The ratio of switch activation time to all operation cycles named D. On the other hand, the ratio of switch inactivation time to the all operation cycles, named D1 and the ratio of all semiconductors inactivation time to the all operation cycles has been named D2. The term of these three with each other has been written below:

$$D + D_1 + D_2 = 1 \quad (5)$$

The converter gain at DCM has been shown below.

$$\frac{V_o}{V_{in}} = \frac{(D + 2D_1)(D + D_1)}{D^2_1} \quad (6)$$

The converter operation at the CCM and DCM is related to the inductors value. Thus, the minimum value of inductors to operate in CCM has been calculated as followed:

$$L_1 \geq \frac{D(1-D)^4 R}{2(2-D)^2 f_s}, L_2 \geq \frac{D(1-D)^2 R}{2(2-D) f_s} \quad (7)$$

137 4. Non-ideal mode

138 4.1. Non-ideal voltage gain

139 The ideal voltage gain of the proposed converter has been compared with the
140 voltage gain of the conventional converters and the mentioned converters of [9]- [22]
141 in Fig. 3. Whatever discussed at the second section was related to the ideal mode of
142 proposed converter. It is obvious to achieve the non-ideal mode of circuit, resistance
143 of inductors, switches and the diodes voltage drop should be applied. r_L , r_S , and r_D
144 have been made to represent the resistance of inductors, resistance of switches and
145 diodes voltage drop respectively. The non-ideal gain can be formulated below due to
146 the participation of the parasitical elements:

$$Cuk - base \left\{ \begin{array}{l} \frac{V_o}{V_{in}} = \frac{2-D}{(1-D)^2} (1 - M_1(D) - M_2(D) - M_3(D)) \\ M_1(D) = \frac{r_L}{R} \frac{2D^2 - 6D + 5}{(1-D)^4} \\ M_2(D) = \frac{r_s}{R} \frac{2D^3 - 5D^2 + D + 3}{(1-D)^4} \\ M_3(D) = \frac{r_D}{R} \frac{-D^3 + 4D^2 - 7D + 5}{(1-D)^4} \end{array} \right. \quad (8)$$

147 The comparison of the ideal and non-ideal gain has been illustrated in Fig. 4. It can
148 be understood, the ideal and non-ideal behavior of the proposed converter approximately
149 are the same at the 50 percent duty cycle. However, from the 50 percent duty cycle to
150 above, the ideal and non-ideal gain of the proposed converter perform differently and
151 their difference increases by the growth of the duty cycle. As inferred from mentioned
152 figure, the maximum gain has been achieved at the duty cycle of 70 percent and is
153 approximately equal to 10. It is worth noting the extracted plots in Fig. 4 are for 120 W
154 of output power. According to the mentioned figure, the voltage gain of the converter
155 varies from 2 to 6 while the duty-cycle varies from 0 to 50 percent and the voltage gain
156 of the designed topology is higher than conventional Boost, Buck-boost, Cuk and SEPIC
157 converters types.

158 4.2. Non-ideal voltage gain comparison of the proposed topology with quadratic boost and Luo 159 converter

160 As mentioned earlier in the second section, the proposed converter has been de-
161 signed based on boost and Luo converter topologies. Therefore, the non-ideal voltage
162 gain of the proposed topology, quadratic boost, and Luo converters have been compared
163 in Fig. 5. As inferred from the figure, the non-ideal voltage gain of the proposed con-
164 verter is higher than the quadratic boost and Luo converters as the duty cycle changes
165 from 0 to 70 percent. At the 50 percent duty cycle the non-ideal gain of proposed con-
166 verter is 1.5 times more than the voltage gain of the quadratic boost converter, 2 times
167 more than the Luo converter. It is worth noting the maximum gain of two mentioned
168 converters has happened at the high value of the duty cycle which is close to 100 percent
169 that the efficiency of the converter is very low.




Figure 3. The comparison of the ideal voltage gain of the proposed converter with the conventional converters and various types of the quadratic converters.




Figure 4. The comparison of the ideal and non-ideal voltage gain of the proposed converter.

170 4.3. Non-ideal voltage gain comparison of the proposed topology with the recently proposed 171 converters

172 In Fig. 6, the non-ideal voltage gain of the suggested converters of [9]- [22] and the
173 proposed converter have been compared with each other. As can be understood, while
174 the duty cycle varies from 0 to 68 percent, the voltage gain of the proposed converter
175 has a greater value in comparison with the mentioned converters of [9]- [22]. While the
176 duty cycle varies from 0 to 60 percent the voltage gain of the proposed converter is 1.5
177 times more than the mentioned converter of

178 5. The comparison of the voltage/current stresses of the proposed converter with the 179 mentioned converter of [9]- [22]

180 By considering the voltage of the output capacitors and current of the input current
181 as the base values of the voltage and current, the per-unit value of the voltage/current
182 stress of the switch and diode will be written as below:

$$\begin{cases} V_{S1} = V_{D3} = V_{D4} = \frac{1}{2-D} = 0.66, V_{D1} = \frac{D}{2-D} = 0.34 \\ V_{D1} = \frac{1-D}{2-D} = 0.34, I_{S1} = \frac{1+D-D^2}{2-D} = 0.83, I_{D1} = D = 0.5 \\ I_{D2} = 1-D = 0.5, I_{D3} = I_{D4} = \frac{(1-D)^2}{2-D} \end{cases} \quad (9)$$

183 The expressed relations have been resulted the written values while the duty cycle
184 becomes 50 percent. It is good to say the mentioned duty cycle has been calculated for
185 the mentioned converters of [9]- [22] in Table I. Moreover, Moreover, the per-unit form




Figure 5. The comparison of the non-ideal voltage gain of the proposed converter with the quadratic boost and Luo converters.




Figure 6. The comparison of the non-ideal voltage gain of the proposed converter with the mentioned converters of [9]- [22].

186 of the voltage/current stresses have been written for the mentioned converters of [9]-
 187 [22] and their value have been calculated for their corresponding value of the duty cycle.
 188 As it has been written in Table I, the voltage stress of the first switch of [9], [10], [12]-[15],
 189 [17]- [19], [22] has a lower value in comparison with the proposed one. Moreover, the
 190 voltage stress of the first switch of the proposed converter is lower than the voltage stress
 191 of the second switch of [9]- [22] by excepting [16]. It is worth noting the average of the
 192 voltage stress of both switches in [9]- [22], is higher than the voltage stress of the switch
 193 in the designed converter. The average of the voltage stress of the diodes in the proposed
 194 converter is lower than the same parameter in the mentioned converters of [9]- [22].
 195 Moreover, the voltage stress of the third and fourth diodes of the proposed converter is
 196 lower than the voltage stress of the second diode in the topologies of [9]- [22]. However,
 197 the voltage stress of the third and fourth diodes of the proposed converter is lower than
 198 the voltage stress of the first diode in [20]-[21]. The current stress of the first switch in
 199 the proposed converter is lower than in [9]- [16], [18], [20]. Moreover, the current stress
 200 of the switch in the proposed converter is higher than the current stress of the second
 201 switch of [9]- [22]. The current stress of the fourth diode in the proposed converter has a
 202 lower value in comparison with the current stress of the last diode of [9]-[15], [20]. It is
 203 worth noting that the average of the current stress of the diodes in [9]- [22] is lower than
 204 the average of the current stress of the diodes in the proposed converter.

205 6. Efficiency

206 6.1. Inductors power loss

207 The inductor loss of the proposed converter is formulated as below:

$$P_L = \sum_{n=1}^2 r_{L_n} I_{rms_n}^2 = \left(r_{L_1} \frac{(2-D)^2}{(1-D)^4} + r_{L_2} \frac{1}{(1-D)^2} \right) \frac{P_o}{R} \quad (10)$$

208 Where r_{L_i} and I_{rmsi} are resistance of the inductor and a RMS value of inductor
 209 currents, respectively. P_o is the output power and R is the value of the load. It is worth
 210 noting, power loss of eddy current and magnetic losses has been neglected, which may
 211 explain a part of difference between simulation and experimental.

212 6.2. Diodes power loss

213 The diode loss of the proposed topology is as below:

$$P_D = \sum_{n=1}^4 V_{DFn} I_{Dn} = (V_{DF1} \frac{D(2-D)}{(1-D)^2} + V_{DF2} \frac{2-D}{1-D} + V_{DF3} + V_{DF4}) I_o \quad (11)$$

214 V_{DFi} is the threshold voltage of D_i and I_{D3} describes the average value of D_i current.

215 6.3. Switch power loss

216 The conduction loss of the switch is as below:

$$P_{SC} = \sum_{n=1}^1 r_{DSn} I_{Sn,rms}^2 = \left(\frac{r_{DS1}(1+D-D^2)}{D(1-D)^4} \right) \frac{P_o}{R} \quad (12)$$

217 Where r_{DSi} is the ESR of each switches.

218 The switching loss of the proposed converter is as below:

$$P_{SS} = \sum_{n=1}^1 \frac{1}{2} I_{Sn} V_{Sn} t_{offn} f_s = \frac{(1+D-D^2) P_o f_s t_{off1}}{2(1-D)^2(2-D)} \quad (13)$$

219 Where I_{Si} and V_{Si} and T_{offi} are the average value of the switch current/voltage and
 220 the turn OFF delay time of the switch.

221 Therefore, the efficiency of the proposed converter is as below:

$$\left\{ \begin{array}{l} \frac{P_o}{P_o + P_{inductorsloss} + P_{diodessloss} + P_{switchessloss}} \\ P_{switchessloss} = P_{conduction} + P_{switching} \end{array} \right. \quad (14)$$

222 The loss of the capacitor due to use of non-polar capacitors which have low equiva-
 223 lent series resistance (ESR), have been neglected. Moreover, the electrolyte capacitors
 224 have been paralleled with film capacitors to decrease their ESR. Furthermore, the fre-
 225 quency loss of the diodes has not been considered. As a future work, soft switching can
 226 be applied to the mentioned topology to achieve higher value of the efficiency. Accord-
 227 ing to extracted terms for the inductor loss, switches and the diode, for the efficiency diagram
 228 of the proposed converter to the duty cycle at the 120 W power has been demonstrated
 229 in Fig. 7. As inferred from the figure, the efficiency is higher than 90 percent due to the
 230 duty cycle changes from 5 percent to the 50. However, the efficiency has been deceased
 231 at the duty cycles more than 50 percent. It can be understood at the range of 50 to 70
 232 duty cycle, the efficiency has been decreased from 90 percent to 75. It is worth noting the
 233 maximum point of efficiency has been occurred at the 70 percent duty cycle.

234 6.4. The efficiency comparison of the proposed converter with quadratic boost and Luo converters

235 The efficiency diagram of proposed converter and also Luo and the Boosting circuit
 236 converter has been illustrated in Fig. 7. As inferred from the mentioned figure, during the
 237 variation of the duty cycle from 0 to 40 percent, the efficiency of the mentioned converters
 238 are approximately same with each other. At the 50 percent duty cycle, the efficiency of
 239 the proposed topology has been 92.7 percent. For the higher value of the duty cycle, the
 240 decreasing rate of the designed topology and quadratic boost converters are sharper
 241 than Luo converter due to higher degree of their voltage gain. It should be noted, the
 242 gain of proposed converter is more than Luo and quadratic boost converters and it has

Table 1: Comparison of Voltage/current stresses

	$\frac{V_{S1}}{V_O}$	$\frac{V_{S2}}{V_O}$	$\frac{V_{D1}}{V_O}$	$\frac{V_{D2}}{V_O}$	$\frac{I_{S1}}{I_{in}}$	$\frac{I_{S2}}{I_{in}}$	$\frac{I_{D1}}{I_{in}}$	$\frac{I_{D2}}{I_{in}}$	D
[9]	0.57	1	0.57	1.4	1	0.41	0.41	0.17	0.71
[10]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[11]	1.96	1.4	0.57	1.4	1	0.6	0.6	0.17	0.71
[12]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[13]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[14]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[15]	0.57	1.4	0.57	1.4	1	0.41	0.41	0.17	0.71
[16]	0.73	0.51	0.49	1	1.33	0.33	0.49	0.16	0.67
[17]	0.49	1.5	0.49	1.5	0.67	0.33	0.33	0.16	0.67
[18]	0.49	1	0.49	1	1	0.33	0.49	0.16	0.67
[19]	0.49	1.5	0.49	1.5	0.67	0.33	0.33	0.16	0.67
[20]	0.72	1.84	0.72	1.84	1.84	0.28	0.72	0.28	0.61
[21]	0.72	1.84	0.72	1.64	0.72	0.28	0.28	0.28	0.61
[22]	0.4	1	0.4	1.4	0.6	0.24	0.24	0.16	0.6

243 caused a higher value of the inductor current in proposed converter in comparison with
 244 Luo and quadratic boost converters at the specified duty cycle. Therefore, it has caused
 245 the higher rate of efficiency decrease. It can be understood, the efficiency of the designed
 246 converter, is equal to 92.7 percent at the 50 percent duty cycle although the efficiency of
 247 quadratic boost and Luo converters are 94 percent and 95 percent respectively. It should
 248 be noted that the extracted figures are related to 120 W power.

249 6.5. The efficiency of the proposed converter for various values of output power

250 As can be understood from Fig. 8(a), while the duty cycle varies from 0 to 50 percent
 251 and the output power varies from 30 W to 210 W, the efficiency of the designed converter
 252 is greater than 91 percent. It is worth noting, the lower value of the duty cycle which
 253 causes higher voltage gain in the proposed converter in comparison with the mentioned
 254 converters [9]-[22], the efficiency has achieved an acceptable and more than 90 percent
 255 for the output power values of 30W to 210W. It should be said, the efficiency of the
 256 designed converter has become 93 percent as the output power has reached to 120W. It
 257 can be understood from Fig. 8(b), the efficiency of the proposed converter is higher than
 258 80 percent while the duty cycle varies from 50 percent to 65 percent. As was expressed
 259 in the previous subsection, the maximum voltage gain of the proposed converter while
 260 the output power becomes 120 W, takes place by the duty cycle of 90 percent. As can
 261 be understood for the mentioned value of the duty cycle the efficiency is more than 80
 262 percent for the output values of 30 W to 120 W. for the remaining values of the duty
 263 cycle, the efficiency decreases to lower than 70 percent for all values of the output power.

264 6.6. The comparison of the various power loss of the proposed topology with recently suggested 265 topologies for a value of the duty cycle which concludes the voltage gain of 6

266 The various kinds of the power losses have been formulated for the proposed con-
 267 verter and the introduced converters of [9]-[22] in Table.II , All the mentioned relations
 268 have been calculated for a value of the duty cycle which causes the voltage gain of 6.
 269 The suitable value of the duty cycle for the mentioned and the proposed converter and
 270 the mentioned converters of [9]-[22] have been written in the last column of Table.II.
 271 In the second column, the inductor loss of the proposed converter and the mentioned




Figure 7. The comparison of the efficiency of the proposed converter with the cascaded boost and Luo converter.




Figure 8. The efficiency of the proposed converter for the various values of the output power, (a) while the duty cycle varies from 0 to 50 percent, (b) while the duty cycle varies from 50 to 100 percent.

272 converters of [9]-[22] have been expressed and calculated for the mentioned value of
 273 duty cycle in the last column. The inductor loss of the proposed converter is lower
 274 than the mentioned converters of [9]-[15],[17]-[19]. It can be understood from the third
 275 column of the mentioned that the conduction loss of the switch in the proposed converter
 276 is lower than the mentioned converters of [9]-[14],[16],[18]. In the fourth column, the
 277 switching loss has been expressed and it can be understood the switching loss of the
 278 mentioned converter of [11] is higher than the proposed converter. It is worth noting
 279 the voltage gain of the proposed converter is higher than the mentioned converters of
 280 [9]-[22]. Therefore, the voltage and current stress of the switch becomes higher. Con-
 281 sequently, the switching loss of the proposed converter becomes a great value. Similar
 282 effects, makes its appearance in the diode loss. Therefore, due to the number of the
 283 diodes and the mentioned concept, the diode loss of the proposed converter has become
 284 greater than the others.

285 7. Small signal analysis

286 To control the mentioned converter and explained its stability requirements, the
 287 small signal analysis has been done in this section. To extract the space state equations
 288 of the mentioned converter, the voltage of the inductors and current of the capacitors
 289 have been expressed as below:

Table 2: Comparison of power loss

	<i>Inductorsloss</i>	<i>Switchesconductionloss</i>	<i>Switchinglossofswitches</i>	<i>Diodesloss</i>	Duty cycle
	$P_o \frac{r_L}{R}$	$P_o \frac{r_S}{R}$	$f_s P_o t_{off}$	$V_{DF} I_o$	
proposed converters	40	50	6.67	8	0.5
[9]	77	50.12	5.66	3.93	0.7
[10]	66.93	50.12	3.33	3.33	0.7
[11]	78.43	56.17	7.77	3.33	0.7
[12]	66.93	50.12	3.33	3.33	0.7
[13]	71.6	50.12	3.33	3.33	0.7
[14]	71.6	50.12	3.33	3.33	0.7
[15]	30.86	21.6	5.23	3.33	0.7
[16]	18.7	106.1	5.1	5.1	0.67
[17]	42.97	31.51	5.1	3	0.67
[18]	93.5	62.64	5.1	4	0.67
[19]	131.35	31.51	5.1	3	0.67
[20]	14.91	19.75	1.62	3.65	0.57
[21]	20	19.75	1.62	2.32	0.57
[22]	31.84	2.9	3.1	2.37	0.56

$$\left\{ \begin{array}{l} L_1 \frac{\langle di_{L_1} \rangle}{dt} = \langle v_{in} \rangle - \langle v_{C_1} \rangle (1-d) \\ L_2 \frac{\langle di_{L_2} \rangle}{dt} = \langle v_{C_1} \rangle (2-d) - \langle v_{C_o} \rangle (1-d) \\ (C_1 + C_2) \frac{\langle dv_{C_1} \rangle}{dt} = \langle i_{L_1} \rangle (1-d) - \langle i_{L_2} \rangle (2-d) \\ C_o \frac{\langle dv_{C_o} \rangle}{dt} = \langle i_{L_2} \rangle (1-d) - \frac{v_o}{R} \end{array} \right. \quad (15)$$

290 All the state parameters can be assumed as the summation of an AC and DC part
291 which the AC part is negligible in comparison with the DC part as below:

$$\langle i_{L_1} \rangle = I_{L_1} + \hat{i}_{L_1}, \langle i_{L_2} \rangle = I_{L_2} + \hat{i}_{L_2}, \langle v_{C_1} \rangle = V_{C_1} + \hat{v}_{C_1}, \langle v_{C_o} \rangle = V_{C_o} + \hat{v}_{C_o}, d = D + \hat{d} \quad (16)$$

$$\hat{i}_{L_1} \ll I_{L_1}, \hat{i}_{L_2} \ll I_{L_2}, \hat{v}_{C_1} \ll V_{C_1}, \hat{v}_{C_o} \ll V_{C_o}, \hat{d} \ll D \quad (17)$$

292 The describing space state equations of the converter and its matrices can be written as:

$$\mathbf{K}\dot{x} = \mathbf{A}x + \mathbf{B}u, y = \mathbf{C}x + \mathbf{E}u, y = V_o \quad (18)$$

$$\mathbf{C}^T = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 1 \end{bmatrix}; \mathbf{K} = \begin{bmatrix} L_1 & 0 & 0 & 0 \\ 0 & L_2 & 0 & 0 \\ 0 & 0 & C_1 + C_2 & 0 \\ 0 & 0 & 0 & C_o \end{bmatrix}; x = \begin{bmatrix} \hat{i}_{L_1} \\ \hat{i}_{L_2} \\ \hat{v}_{C_1} \\ \hat{v}_{C_o} \end{bmatrix}$$

$$\begin{bmatrix} \dot{i}_{L_1} \\ \dot{i}_{L_2} \\ \dot{i}_{L_3} \\ \dot{v}_{C_1} \\ \dot{v}_{C_2} \\ \dot{v}_{C_o} \end{bmatrix} = \begin{bmatrix} 0 & 0 & \frac{D-1}{L_1} & 0 & 0 \\ 0 & 0 & \frac{2-D}{L_2} & \frac{1-D}{L_2} & 0 \\ 0 & 0 & \frac{D}{L_3} & \frac{D-1}{L_3} & 0 \\ \frac{1-D}{(C_1+C_2)} & \frac{D-2}{(C_1+C_2)} & 0 & 0 & 0 \\ 0 & \frac{1-D}{C_o} & 0 & \frac{-1}{RC_o} & 0 \end{bmatrix} x + \begin{bmatrix} \frac{V_{C_1}}{L_1} \\ \frac{(V_o - V_{C_1})}{L_2} \\ \frac{L_2}{(I_{L_2} - I_{L_1})} \\ \frac{(C_1 + C_2)}{-I_{L_2}} \\ \frac{-I_{L_2}}{C_o} \end{bmatrix} \hat{d}$$

based on the explained equations and matrices, the bode diagram of the proposed topology has been extracted and illustrated in Fig. 9(a). Both the gm and pm are negative which refers to the non-minimum phase mode of the converter. The suitable compensator for the mentioned converter has been designed as below:

$$C(s) = \frac{0.25}{s} \quad (19)$$

293 After applying the compensator to the system, the bode diagram of the converter will be
294 as Fig. 9(b). As can be understood, both pm and gm have become positive.

295 8. Simulation and the experimental results

296 To verify the validity of the extracted theoretical relations, the simulation and the
297 experimental results have been extracted and compared with each other. The simulation
298 software which has been used to verify the correctness of the extracted relations is PLECS.
299 The value of the inductors and capacitors have been calculated by the written relations
300 of the second section. It is worth noting the assumed values of the capacitors average
301 voltage and the inductors average current have been as below:

$$\begin{cases} I_{L_1} = 6A, I_{L_2} = 4A, \frac{\Delta i_L}{I_L} = 30\text{percent}, f_s = 100\text{kHz}, P_o = 120W \\ V_{C_1} = 40V, V_{C_2} = 40V, V_{C_o} = 120V, \frac{\Delta v_C}{V_C} = 5\text{percent} \end{cases} \quad (20)$$

Consequently, the inductors and the capacitors value have been written as below:

$$L_1 = 55\mu H, L_2 = 333\mu H, C_1 = 10\mu F, C_2 = 5\mu F, C_o = 1.66\mu F \quad (21)$$

302 The simulation results of the converter have been illustrated in Fig. 10. Based on the
303 extracted values, the average value of the capacitors voltage and the inductors current
304 have been calculated as below:

$$I_{L_1} = 6A, I_{L_2} = 2A, V_{C_1} = 40V, V_{C_2} = 40V, V_{C_o} = 118V \quad (22)$$

305 A comparison between extracted values and the assumed values, defines the com-
306 patibility of the values. The experimental results have been shown in Fig. 11 and 12.
307 Same as the simulation results, the wave form of the voltage of the capacitors, the cur-
308 rent of the inductors, and the current of semiconductors circuit components have been
309 extracted. The frequency was set to 100kHz and IRF2110 has been used as the MOSFET
310 drives of the circuits. The switch and diode type which have been used are IRF540 and
311 2015OCT respectively. The extracted values of the capacitors voltage and the inductors
312 current has been written as below:

$$I_{L_1} = 6A, I_{L_2} = 2A, V_{in} = 20V, V_{C_1} = 40V, V_{C_2} = 40V, V_{C_o} = 120V \quad (23)$$

313 A comparison among the experimental simulation results and the assumed values,
314 defines the compatibility of the values. The built-up converter has been illustrated in
315 Fig. 13. In Fig. 14 the non-ideal voltage gain of the proposed converter based on its
316 extracted relations has been compared with the practical voltage gain of the proposed




Figure 9. The bode diagram (a) before compensating, (b) after compensating.




Figure 10. Simulation results, (a) current of L_1 , (b) current of L_2 , (c) voltage of C_1 , (d) voltage of C_2 , (e) voltage of C_o , (f) current of S_1 , (g) current of D_1 , (h) current of D_2 , (i) current of D_3 , (j) current of D_4 .

317 converter while the duty cycle varies from 20 percent to 80 percent. It can be understood,
 318 the non-ideal voltage gain relation has been expressed the non-ideal behavior of the
 319 proposed converter in a suitable way. In Fig. 15 the efficiency of the proposed converter
 320 has been extracted for the different values of the output power, It has been set for the




Figure 11. The extracted voltage wave forms of the capacitors and the current wave forms of the inductors from the experimental results.




Figure 12. The extracted current waveform of the semiconductor devices.




Figure 13. The prototype.

321 50 percent duty cycle and the output voltage of 120 V. As can be understood from Fig.
 322 15, while the output power varies from 30W to 210W. The efficiency of the proposed
 323 converter is more than 90 percent. Therefore, the high value of the voltage gain has been
 324 achieved by a high value of the efficiency which makes it suitable for the renewable
 325 applications. It can be understood from Fig. 15, the efficiency of the designed converter
 326 based on the extracted relations is 92.6 percent in output power of 120 W and output
 327 voltage of 120V. The mentioned value based on the experimental results have been
 328 extracted 91 percent and its pie chart has been illustrated in Fig. 16(a). According to
 329 Fig. 16(b), the diode loss, the switch loss and inductor loss are the highest losses of the
 330 mentioned converter respectively.

331 9. Conclusion

332 A step-up DC-DC converter has been evolved from cascaded boost and Lou con-
 333 verters. The converter benefits from various advantages such as high voltage gain ratio
 334 without any transformer deployment, good efficiency, continuity of input current, and
 335 utilizing only one power switch. Various comparisons were undertaken in terms of
 336 voltage gain, efficiency, and components stress in order to demonstrate the supremacy
 337 of the proposed converter in comparison with the existing quadratic dc-dc converters,
 338 and its suitability for renewable energy applications. The small signal analysis of the
 339 proposed topology was done and its bode diagram was extracted for both before and
 340 after compensation and its suitable compensator was designed by sisotool tool box of
 341 MatLab. The compatibility of the simulation and experimental results with the the-




Figure 14. The comparison of the non-ideal voltage gain based on the extracted relations and practical voltage gain based on the experimental results.




Figure 15. The efficiency of the proposed converter for the various value of the output power and 50 percent of the duty cycle.




Figure 16. Output power has been sat 120 W (a) pie chart of the efficiency and power losses,(b) the percentage of the power losses.

342 oretical calculations validates the study and confirms the proposed converter can be
 343 employed in suitable renewable applications.

344 10. References

345

- 346 1. Li, W.; Lv, X.; Deng, Y.; Liu, J.; He, X. A Review of Non-Isolated High Step-Up DC/DC
 347 Converters in Renewable Energy Applications. 2009 Twenty-Fourth Annual IEEE Applied
 348 Power Electronics Conference and Exposition. IEEE, pp. 364-369.
- 349 2. Marjani, J.; Imani, A.; Hekmati, A.; Afjei, E. A new dual output DC-DC converter based on
 350 SEPIC and Cuk converters. 2016 International Symposium on Power Electronics, Electrical
 351 Drives, Automation and Motion (SPEEDAM). IEEE, 2016, pp. 946-950.
- 352 3. Gopi, R.R.; Sreejith, S. Converter topologies in photovoltaic applications – A review. *Renew-*
 353 *able and Sustainable Energy Reviews*, 2018, 94, 1-14.
- 354 4. Amir, A.; Amir, A.; Che, H.S.; Elkhateb, A.; Abd Rahim, N. Comparative analysis of high
 355 voltage gain DC-DC converter topologies for photovoltaic systems. *Renewable Energy* 2019,
 356 136, 1147-1163.
- 357 5. Tewari, N.; Sreedevi, V. A novel single switch dc-dc converter with high voltage gain
 358 capability for solar PV based power generation systems. *Solar Energy* 2018, 171, 466-477.
- 359 6. Revathi, B.S.; Prabhakar, M. Non isolated high gain DC-DC converter topologies for PV
 360 applications - A comprehensive review. *Renewable and Sustainable Energy Reviews* 2016, 66,
 361 920-933.

- 362 7. Taghvaei, M.; Radzi, M.; Moosavain, S.; Hizam, H.; Marhaban, M.H. A current and future
363 study on non-isolated DC–DC converters for photovoltaic applications. *Renewable and*
364 *Sustainable Energy Reviews* 2013, 17, 216–227.
- 365 8. Forouzesh, M.; Siwakoti, Y.P.; Gorji, S.A.; Blaabjerg, F.; Lehman, B. Step-Up DC–DC Convert-
366 ers: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications.
367 *IEEE Transactions on Power Electronics*. 2017, 32, 9143–9178.
- 368 9. Gholizadeh, H.; Salehi, M.; Rafiee, Z.; Afjei, E., Hamzeh, M. A Transformer less Quadratic
369 Buck-Boost Converter with Wide Range of Output Voltage and Low Switch Stresses. 2020
370 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC). IEEE, 2020,
371 pp. 1–6.
- 372 10. Miao, S.; Wang, F.; Ma, X. A New Transformerless Buck-Boost Converter With Positive
373 Output Voltage. *IEEE Transactions on Industrial Electronics* 2016, 63, 2965–2975.
- 374 11. Sarikhani, A.; Allahverdinejad, B.; Hamzeh, M.; Afjei, E. A continuous input and output
375 current quadratic buck-boost converter with positive output voltage for photovoltaic appli-
376 cations. *Solar Energy* 2019, 188, 19–27.
- 377 12. Gholizadeh, H.; Sarikhani, A.; Hamzeh, M. A Transformerless Quadratic Buck-Boost Con-
378 verter Suitable for Renewable Applications. 2019 10th International Power Electronics, Drive
379 Systems and Technologies Conference (PEDSTC).IEEE, 2019, pp. 470–474.
- 380 13. Babazadeh, Y.; Babaei, E.; Sabahi, M. A New Non-Isolated Buck-Boost Converter with High
381 Voltage Gain and Positive Output Voltage for Renewable Energy Applications. 2019 10th
382 International Power Electronics, Drive Systems and Technologies Conference (PEDSTC).
383 IEEE, 2019, 201–206.
- 384 14. Rosas-Caro. J. C., Valdez-Resendiz. J. E., Mayo-Maldonado. J. C., Alejo-Reyes. A. and
385 Valderrabano-Gonzalez. A., Quadratic buck–boost converter with positive output voltage
386 and minimum ripple point design, *IET Power Electronics*, 2018, 11(7), 1306–1313.
- 387 15. Rosas-Caro. J. C., Sanchez. V. M., Valdez-Resendiz. J. E., Mayo-Maldonado. J. C., Beltran-
388 Carbajal. F. and Valderrabano-Gonzalez. A., Quadratic buck-boost converter with positive
389 output-voltage and continuous input-current, 2018 International Conference on Electronics,
390 Communications and Computers (CONIELECOMP), Cholula, 2018, 152–158.
- 391 16. Totonchi, N.; Gholizadeh, H.; Afjei, E., Hamzeh, M. A Novel Transformer less High Gain
392 DC-DC Converter with Continuous Input Current and Suitable for Photo Voltaic Panels. 2020
393 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC). IEEE,2020,
394 1–6.
- 395 17. Gholizadeh, H.; Aboufazeli, S.; Rafiee, Z.; Afjei, E.; Hamzeh, M. A Non-Isolated High Gain
396 DC-DC Converters with Positive Output Voltage and Reduced Current Stresses. 2020 11th
397 Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), IEEE, 2020, 1–6.
- 398 18. Garcia-Vite, P.M.; Soriano-Rangel, C.A.; Rosas-Caro, J.C.; Mancilla-David, F. A DC-DC
399 converter with quadratic gain and input current ripple cancelation at a selectable duty cycle.
400 *Renewable Energy*. 2017, 101, 431–436.
- 401 19. Garcia-Vite, P. M.; Valdez-Resendiz, J. E.; Mayo-Maldonado, J. C.; Rosas-Caro, J. C.; Rosario
402 Rivera-Espinosa, M.; Valderrabano-Gonzalez, A. Quadratic gain converter with output
403 voltage ripple mitigation.2017 IEEE Energy Conversion Congress and Exposition (ECCE),
404 Cincinnati, OH, 2017,2253–2259.
- 405 20. Ding. S.; Wang. F., A New Negative Output Buck–Boost Converter with Wide Conversion
406 Ratio. *IEEE Transactions on Industrial Electronics*. 2017,64(12), 9322–9333.
- 407 21. Gholizadeh. H., Babazadeh-Dizaji. R., and Hamzeh. M., High-Gain Buck-Boost Converter
408 Suitable for Renewable Applications, 2019 27th Iranian Conference on Electrical Engineering
409 (ICEE), 2019, 777–781.
- 410 22. Golizedeh. H., Hashemi. M. R., Rafiee. Z., Hamzeh. M. and Afjei. E., A Quadratic Boost
411 Converter with Continuous Input Current and Suitable for Photo Voltaic Solar Panels, 2020
412 28th Iranian Conference on Electrical Engineering (ICEE), 2020, 1–5.

413 11. APPENDIX

Table 3: Comparison of Voltage/current stresses

	$\frac{V_{S1}}{V_O}$	$\frac{V_{S2}}{V_O}$	$\frac{V_{D1}}{V_O}$	$\frac{V_{D2}}{V_O}$	$\frac{I_{S1}}{I_{in}}$	$\frac{I_{S2}}{I_{in}}$	$\frac{I_{D1}}{I_{in}}$	$\frac{I_{D2}}{I_{in}}$	D
[9]	$\frac{1-D}{D^2}=0.57$	1	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	1	$\frac{1-D}{D}=0.41$	$\frac{1-D}{D}=0.41$	$\left(\frac{1-D}{D}\right)^2=0.17$	0.71
[10]	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	1	$\frac{1-D}{D}=0.41$	$\frac{1-D}{D}=0.41$	$\left(\frac{1-D}{D}\right)^2=0.17$	0.71
[11]	$\frac{1}{D^2}=1.96$	$\frac{1}{D}=1.4$	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	1	$\frac{2D-1}{D}=0.6$	$\frac{2D-1}{D}=0.6$	$\left(\frac{1-D}{D}\right)^2=0.17$	0.71
[12]	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	1	$\frac{1-D}{D}=0.41$	$\frac{1-D}{D}=0.41$	$\left(\frac{1-D}{D}\right)^2=0.17$	0.71
[13]	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	1	$\frac{1-D}{D}=0.41$	$\frac{1-D}{D}=0.41$	$\left(\frac{1-D}{D}\right)^2=0.17$	0.71
[14]	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	1	$\frac{1-D}{D}=0.41$	$\frac{1-D}{D}=0.41$	$\left(\frac{1-D}{D}\right)^2=0.17$	0.71
[15]	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	$\frac{1-D}{D^2}=0.57$	$\frac{1}{D}=1.4$	1	$\frac{1-D}{D}=0.41$	$\frac{1-D}{D}=0.41$	$\left(\frac{1-D}{D}\right)^2=0.17$	0.71
[16]	$\frac{1-D}{D^2}=0.73$	$\frac{2D-1}{D}=0.51$	$\frac{1-D}{D^2}=0.49$	1	2-D=1.33	1-D=0.33	$\frac{1-D}{D}=0.49$	$\frac{(1-D)^2}{D}=0.16$	0.67
[17]	$\frac{1-D}{D}=0.49$	$\frac{1}{D}=1.5$	$\frac{1-D}{D}=0.49$	$\frac{1}{D}=1.5$	D=0.67	1-D=0.33	1-D=0.33	$\frac{(1-D)^2}{D}=0.16$	0.67
[18]	$\frac{1-D}{D}=0.49$	1	$\frac{1-D}{D}=0.49$	1	1	1-D=0.33	$\frac{1-D}{D}=0.49$	$\frac{(1-D)^2}{D}=0.16$	0.67
[19]	$\frac{1-D}{D}=0.49$	$\frac{1}{D}=1.5$	$\frac{1-D}{D}=0.49$	$\frac{1}{D}=1.5$	D=0.67	1-D=0.33	1-D=0.33	$\frac{(1-D)^2}{D}=0.16$	0.67
[20]	$\frac{1-D}{D(2-D)}=0.72$	$\frac{1}{D(2-D)}=1.84$	$\frac{1-D}{D(2-D)}=0.72$	$\frac{1}{D(2-D)}=1.84$	$\frac{1}{D(2-D)}=1.84$	$\frac{1-D}{2-D}=0.28$	$\frac{1-D}{D(2-D)}=0.72$	$\frac{(1-D)^2}{D(2-D)}=0.28$	0.61
[21]	$\frac{1-D}{D(2-D)}=0.72$	$\frac{1}{D(2-D)}=1.84$	$\frac{1-D}{D(2-D)}=0.72$	$\frac{1}{D}=1.64$	$\frac{1}{2-D}=0.72$	$\frac{1-D}{2-D}=0.28$	$\frac{1-D}{2-D}=0.28$	$\frac{(1-D)^2}{D(2-D)}=0.28$	0.61
[22]	1-D=0.4	1	1-D=0.4	2-D=1.4	D=0.6	D(1-D)=0.24	D(1-D)=0.24	$(1-D)^2=0.16$	0.6

Table 4: Comparison of power loss

	Inductors loss	Switches conduction loss	Switching loss of switches	Diodes loss	Duty cycle
proposed converters	$P_0 \frac{r_L}{R} \frac{2D^2 - 6D + 5}{(1-D)^4}, 40P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{(-D^2 + D + 1)^2}{D(1-D)^4}, 50P_0 \frac{r_S}{R}$	$f_s P_0 t_{off} (1 + D - D^2), 6.67 f_s P_0 t_{off}$	$V_{DF} I_0 (2D^2 - 5D + 4), 8V_{DF} I_0$	0.5
[9]	$P_0 \frac{r_L}{R} \frac{D^4 - 2D^3 + 3D^2 - 2D + 1}{(1-D)^4}, 77P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off} (1+D)}{1-D}, 5.66 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3.93 V_{DF} I_0$	0.7
[10]	$P_0 \frac{r_L}{R} \frac{2D^4 - 6D^3 + 8D^2 - 4D + 1}{(1-D)^4}, 66.93P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off}}{1-D}, 3.33 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3.33 V_{DF} I_0$	0.7
[11]	$P_0 \frac{r_L}{R} \frac{3D^4 - 5D^3 + 7D^2 - 4D + 1}{(1-D)^4}, 78.43P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{5D^3 - 4D^2 + D}{(1-D)^4}, 56.17P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off} D}{(1-D)^2}, 7.77 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3.33 V_{DF} I_0$	0.7
[12]	$P_0 \frac{r_L}{R} \frac{2D^4 - 6D^3 + 8D^2 - 4D + 1}{(1-D)^4}, 66.93P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off}}{1-D}, 3.33 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3.33 V_{DF} I_0$	0.7
[13]	$P_0 \frac{r_L}{R} \frac{2D^2 - 2D + 1}{(1-D)^4}, 71.6P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off}}{1-D}, 3.33 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3.33 V_{DF} I_0$	0.7
[14]	$P_0 \frac{r_L}{R} \frac{2D^2 - 2D + 1}{(1-D)^4}, 71.6P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 50.12P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off}}{1-D}, 3.33 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3.33 V_{DF} I_0$	0.7
[15]	$P_0 \frac{r_L}{R} \frac{5D^2 - 6D + 2}{(1-D)^4} = 30.86P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{5D^3 - 6D^2 + 2D}{(1-D)^4}, 21.6P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off} (3D - 1)}{D(1-D)}, 5.23 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3.33 V_{DF} I_0$	0.7
[16]	$P_0 \frac{r_L}{R} \frac{3D^2 - 4D + 2}{(1-D)^4}, 18.7P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{2D^3 - 6D^2 + 5D}{(1-D)^4}, 106.1P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off} (1+D)}{1-D}, 5.1 f_s P_0 t_{off}$	$\frac{V_{DF} I_0 (1+D)}{1-D}, 5.1 V_{DF} I_0$	0.67
[17]	$P_0 \frac{r_L}{R} \frac{2D^4 - 6D^3 + 8D^2 - 4D + 1}{(1-D)^4}, 42.97P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{2D^3 - 2D^2 + D}{(1-D)^4}, 31.51P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off} (1+D)}{1-D}, 5.1 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3V_{DF} I_0$	0.67
[18]	$P_0 \frac{r_L}{R} \frac{D^2 - 2D + 2}{(1-D)^4}, 93.5P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{D^3 - 2D^2 + 2D}{(1-D)^4}, 62.64P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off} (1+D)}{1-D}, 5.1 f_s P_0 t_{off}$	$\frac{V_{DF} I_0 (2-D)}{1-D}, 4V_{DF} I_0$	0.67
[19]	$P_0 \frac{r_L}{R} \frac{2D^2 - 2D + 1}{(1-D)^4}, 131.35P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{2D^3 - 2D^2 + 2D}{(1-D)^4}, 31.51P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off} (1+D)}{1-D}, 5.1 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 3V_{DF} I_0$	0.67
[20]	$P_0 \frac{r_L}{R} \frac{2D^2 - 2D + 1}{(1-D)^4}, 14.91P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{D^3 - 2D^2 + D}{(1-D)^4}, 19.75P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off}}{(1-D)(2-D)}, 1.62 f_s P_0 t_{off}$	$\frac{V_{DF} I_0 (1+D)}{1-D}, 3.65 V_{DF} I_0$	0.57
[21]	$P_0 \frac{r_L}{R} \frac{D^4 - 4D^3 + 8D^2 - 4D + 1}{(1-D)^4}, 20P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{D^3 - 2D^2 + 2D}{(1-D)^4}, 19.75P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off}}{(1-D)(2-D)}, 1.62 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 2.32 V_{DF} I_0$	0.57
[22]	$P_0 \frac{r_L}{R} \frac{D^2 - 2D + 2}{(1-D)^4}, 31.84P_0 \frac{r_L}{R}$	$P_0 \frac{r_S}{R} \frac{D^3 - 2D^2 + D}{(1-D)^4}, 2.9P_0 \frac{r_S}{R}$	$\frac{f_s P_0 t_{off} (3D - D^2) - 1 - D}{(1-D)}, 3.1 f_s P_0 t_{off}$	$\frac{V_{DF} I_0}{1-D}, 2.37 V_{DF} I_0$	0.56

