# Multi-port DC-DC Converter with Step-up Capability and Reduced Voltage Stress on Switches/Diodes 

${ }^{\text {a }}$ Tohid Jalilzadeh, ${ }^{\mathrm{a}}$ Naghi Rostami, ${ }^{\mathrm{a}, \mathrm{b}}$ Ebrahim Babaei, Senior Member, IEEE, ${ }^{\mathrm{a}, \mathrm{b}}$ Seyed Hossein Hosseini, Member, IEEE<br>${ }^{\text {a }}$ Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran<br>${ }^{\mathrm{b}}$ Engineering Faculty, Near East University, 99138 Nicosia, North Cyprus, Mersin 10, Turkey<br>E-mails: t.jalilzadeh@tabrizu.ac.ir; n-rostami@tabrizu.ac.ir; e-babaei@tabrizu.ac.ir; hosseini@tabrizu.ac.ir


#### Abstract

This paper aims to propose a new non-isolated step-up multi-port dc-dc converter. The proposed topology is a dual-input dual-output dc-dc converter with different output voltages levels. This makes it possible to be used in hybrid energy systems with different input sources as well as in electric vehicles (EVs) to supply the traction motor and auxiliary loads. The proposed converter is capable of providing high voltage gains with small values of duty cycles and low normalized peak voltage stress (NPVS) across the semiconductor devices. Therefore, the switches with small turn-on resistance and the diodes with a reduced nominal voltage can be used which in turn reduces the switching and conduction losses. The operation principles of the proposed converter are explained and steady-state analysis is carried out. Then, the circuit performance is compared with other related step-up multi-port dc-dc converters in the literature. Eventually, the performance of the proposed converter is validated with experimental results.


Index Terms- Multi-port dc-dc converter, step-up dc-dc converter, low voltage stress.

## I. Introduction

The integration of renewable energy sources in the electric power system has been significantly increased. However, the output voltage of these sources is often too low and cannot be used in many applications. This necessitates the use of an interface voltage converter to control and increase the output voltage [1-3]. Furthermore, the output voltage of renewable sources is dependent on environmental conditions. So, there is an increasing tendency to combine the various types of sources which require the multi-input (MI) dc-dc converters. Besides, to provide the required power for loads with different voltage levels, multi-output (MO) dc-dc converters should be utilized [4, 5]. Therefore, high step-up multi-input multioutput (MIMO) dc-dc converters have gained significant attention in different kinds of applications. Even though, MIMO dc-dc converters can be realized using the cascaded connection of the multi-input single-output (MISO) and single-input multi-output (SIMO) dc-dc converters, this method is not cost-effective due to high conversion stages. Single-stage multi-port converters offer a better solution [6]. Several multi-port dc-dc converters have been studied in the literature. The MISO converter based on diode-capacitor voltage multiplier cell in [7] has high voltage gain and the input currents are continuous. However, the number of components such as capacitors and diodes is high. The proposed converter in [8] can provide higher voltage gains by increasing the number of inputs. However, this increases the number of circuit components and thereby the cost and weight
of the converter. The voltage gain of the buck-boost and boost-based converter presented in [9] is high. However, its application is limited due to the high voltage stress across the output switch and diode. A high voltage gain dc-dc converter with low voltage stress across the semiconductors has been presented in [10]. However, the normalized peak voltage stress (NPVS) across the output diode increases with increasing the duty cycle. In [11], a MISO dc-dc converter has been presented which includes two boost cells to produce high voltage gains with continuous input currents. Nevertheless, the voltage stress across the diode in one of the boost cells is equal to the output voltage. Moreover, $n$ inductors and $n$ switches are required for $n$-input single-output topology, which causes the converter cost to be high. In [12], the switched-capacitor-diode technique has been applied to the conventional boost converter to increase the voltage gain and a dual-input dc-dc converter with high voltage gain has been released. The main drawback of this converter is the high number of components. A high step-up non-coupled inductorbased multi-port dc-dc converter with reduced NPVS across the semiconductors has been presented in [13]. The modularity and continuous input currents are the other advantages of this converter. Saadatizadeh et al. [14] have presented a high stepup dc-dc converter with three outputs in which the voltage stress across the switches and diodes is reduced. The voltage gain of this converter can be increased using inductor-capacitor-diode and diode-capacitor cells. The high number of components is the main drawback of this converter. Several SIMO PWM dc-dc converters with optimized switchedcapacitor (SC) have been presented in [15]. The converter presented in [16], is a single-pole switch leg-based converter and consists of three output ports and one bidirectional battery port. The SIMO dc-dc converter presented in [17] is capable of producing a buck, boost, and inverted voltage at the output ports, simultaneously. This converter is suitable for portable applications. The problem, however, is that the output loads are shorted circuit in the case of simultaneous conduction of the output switches. Therefore, a suitable control system is required to avoid this problem. The proposed multi-output dcdc converter in [18] has the capabilities of buck and boost conversions with an improved dynamic response. The step-up converter proposed in [19] utilizes only a single inductor in its structure that suffers from a severe cross-regulation problem among different outputs in the continuous conduction mode (CCM). This deteriorates the dynamic behavior of the converter. The MIMO converters presented in [20] and [21] have the modular structure with arbitrary number of input sources and output ports. These converters can operate at both step-up and step-down operations. However, in high power applications, the size of the single inductor would be
increased. Furthermore, the proposed topologies are not able to provide the energy of all input sources, simultaneously. In [22], a MIMO boost dc-dc converter is presented which has the capability of combining alternative energy sources in EVs. However, only one input source can be used at each time. Another MIMO dc-dc converter has been presented in [23] which has the advantages of both boost and switched-capacitor converters. In this converter, the energy of the input sources cannot be simultaneously delivered to the output loads. A MIMO dc-dc converter with high step-up capability has been presented in [24] for wide power ranges. In this converter, to achieve high output voltages, the high number of diodecapacitor cells is required which increases the size and cost of the converter. A dual-input dual-output dc-dc converter in [25] has been presented for the integration of PV/battery/ultracapacitor in EV application. The converter can be used to transfer power between the input sources and loads/utility grid/other EVs. The voltage stress of the switches in the boost stage of the converter is high.

In this paper, a new non-isolated dual-input dual-output dcdc converter is proposed. The advantages of the proposed converter are summarized as follows:

- Attaining high voltage gains with small values of the duty cycles compared to the converters in the literature.
- The higher ratio of [Total voltage gain $\left(G_{\text {total }}\right) /$ Number of components $\left(N_{\text {comp }}\right)$ ] in comparison with most of the topologies presented in the literature.
- The lower NPVS on semiconductors compared to the converters in the literature. This case makes it feasible to use the switches with small turn-on resistance and the diodes with a low nominal voltage which in turn reduces the switching and conduction losses.
- Producing the output power of about 350 W with acceptable efficiency. The maximum efficiency is about $94.7 \%$ at 155W output power.
- Lower cost compared to the converters presented in the literature.
The proposed converter with output voltage levels of 120 V and 185 V DC can be applied in electric vehicles. 120 V DC can be used to charge ten series-connected batteries with a nominal voltage of 12 V . 185 V DC is suitable for DC-link of an inverter feeding a $110 \mathrm{~V}-\mathrm{RMS}$ grid or a traction motor.

The paper is organized as follows: In section II, the proposed converter and its operation modes are introduced. The steady-state analysis of the proposed converter is accomplished in section III. Section IV is devoted to the dynamic modeling of the proposed converter. In section V , the design procedure of the converter is presented. The control method is explained in section VI. The comparison study between the proposed converter and other step-up multi-port converters in the literature is given in section VII. In section VIII, the theoretical efficiency of the converter is evaluated. In section IX, the experimental results are presented and the last section is a conclusion.

## II. Operation Modes of the Proposed Converter

The power circuit of the proposed dual-input dual-output dc-dc converter is shown in Fig. 1(a). In this figure, $V_{o 1}$ and $V_{o 2}$ are the output voltages with different levels, $R_{1}$ and $R_{2}$ are
the load resistances and $V_{1}$ and $V_{2}$ are the input voltage sources. The proposed converter consists of four inductors ( $L_{1^{-}}$ $L_{4}$ ), five capacitors ( $C_{1}-C_{3}, C_{o 1}$, and $C_{o 2}$ ), five switches ( $S_{1}-S_{5}$ ) and five diodes $\left(D_{1}-D_{5}\right)$. The function of the capacitor $C_{1}$ is to lift the voltage of $C_{2}$ by source voltage $V_{1}$. Furthermore, the function of inductor $L_{2}$ likes a hinge of the foldable ladder (capacitor $C_{1}$ ) to lift the voltage of $C_{2}$ during the switch $S_{1}$ off time. To achieve higher voltage gains with small values of the duty cycles, the switched-inductor cell comprising two inductors ( $L_{3}$ and $L_{4}$ ) and two switches ( $S_{2}$ and $S_{3}$ ) have been utilized. The switches $S_{2}$ and $S_{3}$ receive the same switching signal so that when they are turned on, the two inductors $L_{3}$ and $L_{4}$ are connected in parallel. The proposed converter comprises three operation modes in one switching period $(T)$. A detailed description of the operation modes of the proposed converter is presented as follows:

## A. First Operation Mode

The first mode occurs in interval $0<t<t_{1}=\left(1-d_{1}\right) T$ where $d_{1}$ is the duty cycle of the switch $S_{1}$. In this mode, the switches $S_{1}, S_{4}$, and $S_{5}$ are in OFF state while the switches $S_{2}$ and $S_{3}$ are in ON state. Except for the diode $D_{3}$, other diodes are reverse biased. The voltage across the inductors $L_{3}$ and $L_{4}$ are positive. Therefore, their current is increased linearly. In contrast, due to the negative voltage across the inductors $L_{1}$ and $L_{2}$, they are demagnetized. It causes the capacitor $C_{1}$ to be discharged. Furthermore, the loads $R_{1}$ and $R_{2}$ are supplied via capacitors $C_{o 1}$ and $C_{o 2}$, respectively. According to Fig. 1(b), the following equations can be written:
$L_{1} \dot{i_{L 1}}=\frac{L_{1}}{L_{1}+L_{2}}\left(V_{1}-V_{C 2}\right)$
$L_{3} \dot{i_{L 3}}=V_{2}$
$L_{4} \dot{i}_{L 4}=V_{2}$
$C_{2} \dot{V}_{C 2}=i_{L 1}$
$C_{o 1} \dot{V}_{o 1}=-\frac{V_{o 1}}{R_{1}}$
$C_{o 2} \dot{V}_{o 2}=-\frac{V_{o 2}}{R_{2}}$

## B. Second Operation Mode

At time $t_{1}$ the switches $S_{1}$ and $S_{5}$ are turned on. The switches $S_{2}$ and $S_{3}$ are still in ON state and $S_{4}$ in the OFF state. In this mode, the diodes $D_{1}, D_{2}$, and $D_{4}$ are forward biased. Due to the positive voltage across the inductors $L_{1}-L_{4}$, they are magnetized and therefore it causes the capacitor $C_{1}$ to be charged and the capacitor $C_{2}$ to be discharged. Furthermore, the loads $R_{1}$ and $R_{2}$ are supplied through the currents $i_{S 5}-i_{C o 1}$ and $i_{C o 2}$, respectively. This mode ends at time $t_{2}=d_{2} T$ where $d_{2}$ is the duty cycle of the switches $S_{2}$ and $S_{3}$. According to Fig. 1 (c), the following equations can be written:

$$
\begin{align*}
& L_{1} \dot{i_{L 1}}=V_{1}  \tag{7}\\
& L_{3} \dot{i_{L 3}}=V_{2}  \tag{8}\\
& L_{4} \dot{i_{L 4}}=V_{2}  \tag{9}\\
& C_{2} \dot{V_{C 2}}=-\frac{C_{2} C_{3}}{R_{1} C_{e q}} V_{o 1} \tag{10}
\end{align*}
$$

$C_{o 1} \dot{V}_{o 1}=\frac{C_{2} C_{3}-C_{e q}}{R_{1} C_{e q}} V_{o 1}$
$C_{o 2} \dot{V}_{o 2}=-\frac{V_{o 2}}{R_{2}}$
In (10) and (11), $C_{e q}$ is defined as follows:
$C_{e q}=C_{2} C_{o 1}+C_{o 1} C_{3}+C_{2} C_{3}$

## C. Third Operation Mode

At time $t_{2}$ the switches $S_{2}, S_{3}$, and $S_{5}$ are turned off and the switch $S_{4}$ is turned on. Furthermore, the diode $D_{5}$ is forward biased. The switch $S_{1}$ and the diodes $D_{1}, D_{2}$, and $D_{4}$ are still in ON state. In this mode, the voltage across the inductors $L_{1}$ and $L_{2}$ are positive and their current is increased linearly. However, due to the negative voltage across the inductors $L_{3}$ and $L_{4}$, their currents are decreased linearly. The loads $R_{1}$ and $R_{2}$ are supplied through the current $i_{C o 1}$ and $i_{D 5}-i_{C o 2}$, respectively. According to Fig. 1(d), the following equations can be written:
$L_{1} \dot{i}_{L 1}=V_{1}$
$L_{3} \dot{i}_{L 3}=V_{2}-V_{1}-V_{C 2}-V_{C 3}+V_{o 2}$
$L_{4} \dot{i}_{L 4}=V_{1}+V_{C 2}-V_{o 2}$
$C_{2} \dot{V}_{C 2}=-\frac{C_{2}}{C_{3}} i_{L 3}-\frac{C_{2}}{R_{1} C_{o 1}} V_{o 1}$
$C_{o 1} \dot{V}_{o 1}=-\frac{V_{o 1}}{R_{1}}$
$C_{o 2} \dot{V}_{o 2}=\frac{C_{2}}{C_{3}} i_{L 3}+\frac{C_{2}}{R_{1} C_{o 1}} V_{o 1}-\frac{V_{o 2}}{R_{2}}$

## III. Steady State of the Proposed Converter

It is of interest that the proposed converter operates in CCM. Therefore, the steady-state analysis is performed only in CCM.

## A. Calculation of the Capacitors' Voltages

By applying the volt-second balance low for inductors $L_{1}$, $L_{3}$, and $L_{4}$ and using (1)-(3), (7)-(9), and (14)-(16), the following equations can be written:
$L_{1}: \frac{L_{1}}{L_{1}+L_{2}}\left(1-d_{1}\right)\left(V_{1}-V_{C 2}\right)+\left(d_{1}+d_{2}-1\right) V_{1}+\left(1-d_{2}\right) V_{1}=0$
$L_{3}:\left(1-d_{1}\right) V_{2}+\left(d_{1}+d_{2}-1\right) V_{2}+\left(1-d_{2}\right)\left(V_{2}-V_{1}-V_{C 2}-V_{C 3}+V_{o 2}\right)=0$
$L_{4}:\left(1-d_{1}\right) V_{2}+\left(d_{1}+d_{2}-1\right) V_{2}+\left(1-d_{2}\right)\left(V_{1}+V_{C 2}-V_{o 2}\right)=0$
By simplifying (20) and considering $L_{1}=L_{2}$, the following equation is obtained:
$V_{C 2}=\frac{1+d_{1}}{1-d_{1}} V_{1}$
The following equation is obtained from simplifying (22):
$d_{2} V_{2}+\left(1-d_{2}\right)\left(V_{1}+V_{C 2}\right)=\left(1-d_{2}\right) V_{o 2}$
Substituting (23) in (24), the voltage of the second output $\left(V_{o 2}\right)$ is obtained as follows:
$V_{o 2}=\frac{2}{1-d_{1}} V_{1}+\frac{d_{2}}{1-d_{2}} V_{2}$
Simplifying (21) and using (23) and (25), (26) is obtained:


Fig. 1. The proposed converter and its operation modes, (a) power circuit, (b) first mode, (c) second mode, (d) third mode
$V_{C 3}=\frac{1+d_{2}}{1-d_{2}} V_{2}$
From Fig. 1(c), the following equation can be written:
$V_{o 1}=V_{1}+V_{C 2}+V_{C 3}$
Substituting (23) and (26) in (27), $V_{o 1}$ is achieved:
$V_{o 1}=\frac{2}{1-d_{1}} V_{1}+\frac{1+d_{2}}{1-d_{2}} V_{2}$
According to (25) and (28), it is clear that $V_{o 1}$ is always higher than $V_{o 2}$. If the input sources are identical $\left(V_{1}=V_{2}=V_{i n}\right)$ and the duty cycles are equal $\left(d_{1}=d_{2}=d\right)$, the equations in (25) and (28) can be written as follows:
$G_{1}=\frac{V_{o 1}}{V_{i n}}=\frac{3+d}{1-d}$
$G_{2}=\frac{V_{o 2}}{V_{i n}}=\frac{2+d}{1-d}$
The key waveforms of the proposed converter in CCM are shown in Fig. 2.

 less than $45 \%, 85 \%, 50 \%$, and $66 \%$, respectively. $S_{3}, S_{5}$, (d) $D_{4}$

NPVS across the $\left(D_{1}, D_{2}\right),\left(D_{3}, S_{1}\right),\left(D_{5}, S_{2}, S_{3}, S_{5}\right)$, and $D_{4}$ is

## C. Calculation of the Current Stresses of the Devices

In this section, the current stresses of the devices are investigated. Table II tabulates the RMS and average current stresses of the devices. These equations are simply obtained via RMS and average values definitions. These equations are useful to calculate the power losses of the devices and to estimate the theoretical efficiency of the proposed topology.


Fig. 3. The NPVS across the semiconductors, (a) $D_{1}, D_{2}$, (b) $D_{3}, S_{1}$, (c) $D_{5}, S_{2}$,

## IV. DYNAMIC MODELLING

As illustrated in Fig. 1(a) the proposed converter has nine passive components ( $L_{1}, L_{2}, L_{3}, L_{4}, C_{1}, C_{2}, C_{3}, C_{o 1}$, and $C_{o 2}$ ) introducing five different state variables ( $i_{L 1}, i_{L 3}, V_{C 2}, V_{o 1}, V_{o 2}$ ). The converter control system is designed in such a way to set the output voltages in the desired values. Consequently, the state variables $V_{o 1}$ and $V_{o 2}$ need to be directly controlled while the others are not directly controlled and automatically adjusted. Besides, the converter has two independent duty cycles $d_{1}$ and $d_{2}$ to regulate $V_{o 1}$ and $V_{o 2}$ via two different control loops. To design the controller for the converter, the dynamic study is fulfilled at first. The converter small-signal model is realized according to the procedure that the state variables and duty cycles include two components: DC values ( $\bar{X}, \bar{D}$ ) and perturbations $(\tilde{x}, \tilde{d})$, i.e.:
$X=\bar{X}+\tilde{x}$
$D=\bar{D}+\tilde{d}$
Substituting (31) and (32) in (1)-(19) and ignoring the second-order terms, the small-signal model in matrix form is obtained:
$\dot{\tilde{x}}(t)=A \tilde{x}(t)+B \tilde{u}(t)$
$y(t)=C \tilde{x}(t)+D \tilde{u}(t)$
In (33), $\tilde{x}, \tilde{u}$, and $y$ are state variables vector, control variables vector and outputs vector, respectively.

Table I
NPVS ON DEVICES

| Diodes | NPVS | Switches | Capacitors | NPVS | $C_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{1}$ | $\frac{\left(1-d_{2}\right) V_{1}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $S_{1}$ | $\frac{2\left(1-d_{2}\right) V_{1}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $\frac{\left(1-d_{1}\right)\left(1-d_{2}\right) V_{1}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ |  |
| $D_{2}$ | $\frac{\left(1-d_{2}\right) V_{1}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $S_{2}$ | $\frac{\left(1-d_{1}\right) V_{2}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $C_{2}$ | $\frac{\left(1+d_{1}\right)\left(1-d_{2}\right) V_{1}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ |
| $D_{3}$ | $\frac{2\left(1-d_{2}\right) V_{1}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $S_{3}$ | $\frac{\left(1-d_{1}\right) V_{2}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $C_{3}$ | $\frac{\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ |
| $D_{4}$ | $\frac{4\left(1-d_{2}\right) V_{1}+2\left(1-d_{1}\right) V_{2}}{6\left(1-d_{2}\right) V_{1}+3\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $S_{4}$ | $\frac{2\left(1-d_{1}\right) V_{2}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $C_{o 1}$ | 1 |
| $D_{5}$ | $\frac{\left(1-d_{1}\right) V_{2}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $S_{5}$ | $\frac{\left(1-d_{1}\right) V_{2}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ | $C_{o 2}$ | $\frac{2\left(1-d_{2}\right) V_{1}+d_{2}\left(1-d_{1}\right) V_{2}}{2\left(1-d_{2}\right) V_{1}+\left(1+d_{2}\right)\left(1-d_{1}\right) V_{2}}$ |

TABLE II
THE CURRENT STRESS OF THE DEVICES

| Device | RMS current stress | Average current stress | Device | RMS current stress | Average current stress |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{1}$ | $\frac{I_{o 1}+I_{o 2}}{1-d_{1}} \sqrt{d_{1}}$ | $\frac{I_{o 1}+I_{o 2}}{1-d_{1}}$ | $S_{5}$ | $\frac{I_{o 1}}{\sqrt{d_{2}-1+d_{1}}}$ | $I_{o 1}$ |
| $D_{2}$ | $\frac{I_{o 1}+I_{o 2}}{1-d_{1}} \sqrt{d_{1}}$ | $\frac{I_{o 1}+I_{o 2}}{1-d_{1}}$ | $C_{1}$ | $\frac{I_{o 1}+I_{o 2}}{\sqrt{1-d_{1}}}$ |  |
| $D_{3}$ | $\left(I_{o 1}+I_{o 2}\right) \sqrt{1-d_{1}}$ | $I_{o 1}+I_{o 2}$ | $C_{2}$ | $\sqrt{\frac{d_{2}\left(1-d_{2}\right) I_{o 1}^{2}-\left(d_{1}+d_{2}-1\right)\left(d_{1}+d_{2}-2\right) I_{o 2}^{2}+2\left(d_{1}+d_{2}-1\right)\left(1-d_{2}\right) I_{o 1} I_{o 2}}{\left(1-d_{1}\right)\left(d_{2}-1+d_{1}\right)\left(1-d_{2}\right)}}$ |  |
| $D_{4}$ |  | $I_{o 1}+I_{o 2}$ | $C_{3}$ | $I_{o 1} \sqrt{\frac{d_{1}}{\left(1-d_{2}\right)\left(d_{2}+d_{1}-1\right)}}$ | 0 |
| $D_{5}$ | $\frac{I_{o 2}}{\sqrt{1-d_{2}}}$ | $I_{o 2}$ | $C_{\text {ol }}$ | $I_{o 1} \sqrt{\frac{2-d_{1}-d_{2}}{d_{2}+d_{1}-1}}$ |  |
| $S_{1}$ | $\frac{2\left(I_{o 1}+I_{o 2}\right)}{1-d_{1}} \sqrt{d_{1}}$ | $\frac{2\left(I_{o 1}+I_{o 2}\right)}{1-d_{1}}$ | $C_{\text {o } 2}$ | $I_{o 2} \sqrt{\frac{d_{2}}{1-d_{2}}}$ |  |
| $S_{2}$ | $\frac{I_{o 1}}{1-d_{2}} \sqrt{\frac{2 d_{1}+d_{2}-d_{1} d_{2}-1}{d_{2}-1+d_{1}}}$ | $\frac{I_{o 1}}{1-d_{2}}$ | $L_{1}, L_{2}$ | $\sqrt{\left(\frac{I_{o 1}+I_{o 2}}{1-d_{1}}\right)^{2}+\frac{1}{12}\left(\frac{d_{1} V_{1}}{L_{1} f}\right)^{2}}$ | $\frac{I_{o 1}+I_{o 2}}{1-d_{1}}$ |
| $S_{3}$ | $\frac{I_{o 1}+I_{o 2}}{1-d_{2}} \sqrt{d_{2}}$ | $\frac{2\left(I_{o 1}+I_{o 2}\right)}{1-d_{1}}$ | $L_{3}$ | $\sqrt{\left(\frac{I_{o 1}}{1-d_{2}}\right)^{2}+\frac{1}{12}\left(\frac{d_{2} V_{2}}{L_{3} f}\right)^{2}}$ | $\frac{I_{o 1}}{1-d_{2}}$ |
| $S_{4}$ | $\frac{I_{o 1}}{\sqrt{1-d_{2}}}$ | $I_{o 1}$ | $L_{4}$ | $\sqrt{\left(\frac{I_{o 1}+I_{o 2}}{1-d_{2}}\right)^{2}+\frac{1}{12}\left(\frac{d_{2} V_{2}}{L_{4} f}\right)^{2}}$ | $\frac{I_{o 1}+I_{o 2}}{1-d_{2}}$ |

$A, B, C$, and $D$ are state matrix, input matrix, output matrix, and feed-forward matrix, respectively which are defined in (34)-(37).

$$
\left.\begin{array}{l}
\tilde{x}=\left[\begin{array}{llll}
\tilde{i}_{L 1}(t) & \tilde{i}_{L 3}(t) & \tilde{v_{C 2}}(t) & \tilde{v}_{o 1}(t)
\end{array} \tilde{v}_{o 2}(t)\right.
\end{array}\right]^{T}, ~\left(\begin{array}{lll}
V_{o 1}(t) & \left.V_{o 2}(t)\right]^{T}, \tilde{u}=\left[\begin{array}{ll}
\tilde{d}_{1}(t) & \tilde{d}_{2}(t)
\end{array}\right]^{T}
\end{array}\right.
$$

$A=\left[\begin{array}{ccccc}0 & 0 & \frac{\bar{D}_{1}-1}{2 L_{1}} & 0 & 0 \\ 0 & 0 & 0 & \frac{\bar{D}_{2}-1}{L_{3}} & \frac{1-\bar{D}_{2}}{L_{3}} \\ \frac{1-\bar{D}_{1}}{C_{2}} & \frac{\bar{D}_{2}-1}{C_{3}} & 0 & \frac{C_{3}\left(\bar{D}_{2}+\bar{D}_{1}-1\right)}{R_{1} C_{e q}}+\frac{1-\bar{D}_{2}}{R_{1} C_{o 1}} & 0 \\ 0 & 0 & 0 & \frac{C_{2} C_{3}\left(\bar{D}_{1}+\bar{D}_{2}-1\right)-C_{e q}}{R_{1} C_{o 1} C_{e q}} & 0 \\ 0 & \frac{C_{2}\left(1-\bar{D}_{2}\right)}{C_{3} C_{o 2}} & 0 & \frac{C_{2}\left(1-\bar{D}_{2}\right)}{R_{1} C_{o 1} C_{o 2}} & -\frac{1}{R_{2} C_{o 2}}\end{array}\right]$

$$
\begin{align*}
& B=\left[\begin{array}{cc}
\frac{\overline{V_{1}}+\overline{V_{C 2}}}{2 L_{1}} & 0 \\
0 & \frac{\overline{V_{o 1}}-\overline{V_{o 2}}}{L_{3}} \\
-\left(\frac{\bar{I}_{L 1}}{C_{2}}+\frac{C_{3}}{R_{1} C_{e q}} \overline{V_{o 1}}\right) & \frac{\bar{I}_{L 3}}{C_{3}}+\frac{1}{R_{1}}\left(\frac{1}{C_{o 1}}-\frac{C_{3}}{C_{e q}}\right) \overline{V_{o 1}} \\
\frac{C_{2} C_{3}}{R_{1} C_{o 1} C_{e q}} \overline{V_{o 1}} & \frac{C_{2} C_{3}}{R_{1} C_{o 1} C_{e q}} \overline{V_{o 1}} \\
& 0
\end{array}\right] \\
& C=\left[\begin{array}{lllll}
0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1
\end{array}\right], D=0
\end{align*}
$$

## V. Design Procedure

## A. Inductor Design

The design of the inductors is done in such a way that the converter can operate in CCM. If it is supposed that the average current of the inductors is higher than the half of its current ripple, then the following equations are obtained:

$$
\begin{align*}
& L_{1}=L_{2}>\frac{d_{1}\left(1-d_{1}\right) R_{1} R_{2} V_{1}}{2 f\left(R_{2} V_{o 1}+R_{1} V_{o 2}\right)}  \tag{38}\\
& L_{3}>\frac{d_{2}\left(1-d_{2}\right) R_{1} V_{2}}{2 f V_{o 1}}  \tag{39}\\
& L_{4}>\frac{d_{2}\left(1-d_{2}\right) R_{1} R_{2} V_{2}}{2 f\left(R_{2} V_{o 1}+R_{1} V_{o 2}\right)}
\end{align*}
$$

If $R_{1}=R_{2}=R$, then (38)-(40) are simplified as follows:
$\frac{L_{1} f}{R}=\frac{L_{2} f}{R}>\frac{d_{1}\left(1-d_{1}\right) V_{1}}{2\left(V_{o 1}+V_{o 2}\right)}$
$\frac{L_{3} f}{R}>\frac{d_{2}\left(1-d_{2}\right) V_{2}}{2 V_{o 1}}$
$\frac{L_{4} f}{R}>\frac{d_{2}\left(1-d_{2}\right) V_{2}}{2\left(V_{o 1}+V_{o 2}\right)}$
Fig. 4 demonstrates the DCM/CCM boundary condition of $L_{1,2}, L_{3}$, and $L_{4}$ for different values of $d_{1}$ and $d_{2}$.


Fig. 4. DCM/CCM boundary condition for different values of $d_{1}, d_{2}$, (a) $L_{1}, L_{2}$, (b) $L_{3}$, (c) $L_{4}$

## B. Capacitor Design

The purpose of the capacitors $C_{i}\left(i=1,2,3, o_{1}, o_{2}\right)$ design is to limit the voltage ripple in a specific bound. If $\Delta V_{C i, p p}$ and $\% \Delta v_{C i}=\frac{\Delta V_{C i, p p}}{V_{C i}}$ are the peak-peak and percentage of voltage ripple on $C_{i}$, the value of $C_{i}$ is obtained as follows:

$$
\begin{align*}
& C_{1}>\frac{R_{2} V_{o 1}+R_{1} V_{o 2}}{\% \Delta v_{C 1} R_{1} R_{2} V_{1} f}  \tag{44}\\
& C_{2}>\frac{\left(1-d_{1}\right) V_{o 2}}{\% \Delta v_{C 2} R_{2} f\left(1+d_{1}\right) V_{1}} \tag{45}
\end{align*}
$$

$$
\begin{align*}
& C_{3}>\frac{\left(1-d_{2}\right) V_{o 1}}{\% \Delta v_{C 3} R_{1} f\left(1+d_{2}\right) V_{2}}  \tag{46}\\
& C_{o 1}>\frac{1-d_{1}}{\% \Delta v_{C o 1} R_{1} f}  \tag{47}\\
& C_{o 2}>\frac{d_{2}}{\% \Delta v_{C o 2} R_{2} f} \tag{48}
\end{align*}
$$

Now, the converter is designed according to the following specifications: input voltages $V_{1}=14.23 \mathrm{~V}, V_{2}=20 \mathrm{~V}$, output voltages $V_{o 1}=185 \mathrm{~V}, V_{o 2}=120 \mathrm{~V}$, total output power $P_{o}=350 \mathrm{~W}$, switching frequency $f=40 \mathrm{kHz}$, duty cycles $d_{1}=0.7, d_{2}=0.65$, and the percentage of voltage ripple on $C_{i}, \% \Delta v_{C i}=1 \%$. By noticing the above-mentioned specifications and using (38)(40), the critical inductances $L_{1, c r i}=L_{2, \text { cri }}=15.93 \mu H$, $L_{3, \text { cri }}=53.19 \mu H, L_{4, \text { cri }}=24.66 \mu \mathrm{H}$ are obtained. To restrict the maximum current of the inductor and its current ripple to guarantee the CCM operation, the inductances $L_{1}=L_{2}=100 \mu \mathrm{H}$, $L_{3}=L_{4}=200 \mu \mathrm{H}$ are selected. According to (44)-(48), the value of the capacitors is obtained as follows: $C_{1} \geq 411.87 \mu \mathrm{~F}$, $C_{2} \geq 38.98 \mu F, C_{3} \geq 28.35 \mu F, C_{o 1} \geq 4.34 \mu F$, and $C_{o 2} \geq 16.75 \mu F$. In the proposed converter the capacitances are selected as $C_{1}=470 \mu F, C_{2}=47 \mu F, C_{3}=33 \mu F, C_{o 1}=C_{o 2}=47 \mu F$.

## VI. CONTROL METHOD OF THE CONVERTER

As discussed in section IV the control system of the converter has two control loops, i.e. two output voltage control loops. The small-signal model in (35)-(37) introduces a linear MIMO control system which includes several interacting control loops. For this system, designing classical control compensators, i.e. PI and PID, needs to decoupled SISO transfer functions of the system. The decoupling method becomes more complex when the system order goes more than three. So, the converter closed-loop controllers should be designed directly using MIMO systems control methods. The integral state feedback-based control method named poleplacement approach which is beneficial in MIMO converters is employed to design a control system [26]. According to this method, the poles of the closed-loop system can be located at any desired place if the system is completely statecontrollable. This is executed via a proper state feedback gain matrix. The controllability matrix is defined as follows:

$$
\begin{equation*}
\Psi_{C}=\left[B \vdots A B \vdots A^{2} B \vdots A^{3} B \vdots A^{4} B\right] \tag{49}
\end{equation*}
$$

If $\Psi_{C}$ is a complete-rank matrix ( $\operatorname{rank}\left(\Psi_{C}\right)=5$ ), the system becomes completely state controllable. Rank ( $\Psi_{C}$ ) is equal to the order of matrix $A$. Now, two further integral states are considered as follows:
$\dot{q}_{1}(t)=r_{1}(t)-y_{1}(t)=r_{1}(t)-\tilde{v}_{o 1}(t)$
$\dot{q}_{2}(t)=r_{2}(t)-y_{2}(t)=r_{2}(t)-\tilde{v}_{o 2}(t)$
By considering the new integral states, the state and output equations are rewritten as follows:

$$
\begin{align*}
& {\left[\begin{array}{c}
\dot{\tilde{x}}(t) \\
\ldots \\
\dot{q}(t)
\end{array}\right]=\left[\begin{array}{ccc}
A & \vdots & 0 \\
\ldots & \vdots & \ldots \\
-C & \vdots & 0
\end{array}\right]\left[\begin{array}{c}
\tilde{x}(t) \\
\ldots \\
q(t)
\end{array}\right]+\left[\begin{array}{c}
B \\
\ldots \\
0
\end{array}\right] \tilde{u}(t)+\left[\begin{array}{c}
0 \\
\ldots \\
I
\end{array}\right] r(t)}  \tag{51}\\
& y(t)=\left[\begin{array}{lll}
C & \vdots & 0
\end{array}\right]\left[\begin{array}{c}
\tilde{x}(t) \\
\ldots \\
q(t)
\end{array}\right]
\end{align*}
$$

In (51), $r(t)$ is the input reference vector which is defined as follows:

$$
r(t)=\left[\begin{array}{ll}
V_{o l, r f} & V_{o 2, v f} \tag{52}
\end{array}\right]^{T}
$$

According to (51), the new matrixes $\bar{A}$ and $\bar{B}$ are defined as follows:
$\bar{A}=\left[\begin{array}{ccc}A & \vdots & 0 \\ \ldots & \vdots & \ldots \\ -C & \vdots & 0\end{array}\right], \quad \bar{B}=\left[\begin{array}{c}B \\ \ldots \\ 0\end{array}\right]$
The controllability matrix for the system in (51) ( $\bar{\Psi}_{C}$ ) can be arranged as follows:

$$
\bar{\Psi}_{C}=\left[\begin{array}{ccc}
B & \vdots & A \Psi_{C}  \tag{54}\\
\ldots & \vdots & \ldots \\
0 & \vdots & -C \Psi_{C}
\end{array}\right]=\underbrace{\left[\begin{array}{ccc}
B & \vdots & A \\
\ldots & \vdots & \ldots \\
0 & \vdots & -C
\end{array}\right]}_{M}\left[\begin{array}{ccc}
I & \vdots & 0 \\
\cdots & \vdots & \ldots \\
0 & \vdots & \Psi_{C}
\end{array}\right]
$$

If $\Psi_{C}$ is considered complete-rank, the system defined in (51) is completely state-controllable if and only if the rank of the matrix $M$ is 7 . Therefore, there is a matrix $K$ which satisfies the following equation:
$\tilde{u}(t)=-K\left[\begin{array}{c}\tilde{x}(t) \\ \ldots \\ q(t)\end{array}\right]=-\left[\begin{array}{lll}K_{x} & \vdots & K_{q}\end{array}\right]\left[\begin{array}{c}\tilde{x}(t) \\ \ldots \\ q(t)\end{array}\right]$
where $K_{x}$ and $K_{q}$ are as follows:
$K_{x}=\left[\begin{array}{lllll}K_{11} & K_{12} & K_{13} & K_{14} & K_{15} \\ K_{21} & K_{22} & K_{23} & K_{24} & K_{25}\end{array}\right]$
$K_{q}=\left[\begin{array}{ll}K_{11}^{\prime} & K_{12}^{\prime} \\ K_{21}^{\prime} & K_{22}^{\prime}\end{array}\right]$
Substituting (55) in (51) the following equation can be written:
$\left[\begin{array}{c}\dot{\tilde{x}}(t) \\ \ldots \\ \dot{q}(t)\end{array}\right]=\left[\begin{array}{ccc}A-B K_{x} & \vdots & -B K_{q} \\ \ldots & \vdots & \ldots \\ -C & \vdots & 0\end{array}\right]\left[\begin{array}{c}\tilde{x}(t) \\ \ldots \\ q(t)\end{array}\right]+\left[\begin{array}{c}0 \\ \ldots \\ I\end{array}\right] r(t)$
Now, the problem is to find the controlling signal $\tilde{u}(t)$ via state feedback gain matrix $K$, so that the closed-loop system eigenvalues are positioned at the desired places. The control systems toolbox of the MATLAB software gives a useful pole-placement function that inputs the system (51) and the desired eigenvalues locations to find the state feedback gain matrixes. The block diagram of this control method is shown in Fig. 5(a). This figure shows the process of performing the above equations to control the output voltages of the proposed converter. For instance, if the purpose is to regulate $V_{o 1}$ (or $V_{o 2}$ ) in the desired value $r_{1}(t)=V_{o 1, \text { ref }} \quad\left(\right.$ or $r_{2}(t)=V_{o 2, \text { ref }}$ ), according to Fig. 5(a), at first $r(t)$ is compared with
corresponding voltage ( $r_{1}(t)$ with $V_{o 1}$ and $r_{2}(t)$ with $V_{o 2}$ ) and the integral states vector $\dot{q}(t)$ is obtained [equation (50)]. By integrating $\dot{q}(t), q(t)$ is achieved and according to (55) is multiplied by vector $K_{q}$. Besides, according to (55) vector $K_{x}$ is multiplied by $x(t)$. The combined result of these operations is the vector $\tilde{u}(t)$ which is defined in (55). This vector after multiplying by vector $B$ and summing with vector $A x(t)$ results in $\dot{x}(t)$ and then $x(t)$. The vector $x(t)$ after multiplying by vector $C$ results in $y(t)$. All these processes are shown in Fig. 5(a). Fig. 5(b) and (c) display two integral state feedback loops for the suggested converter. This system has poles that have been assigned by the matrixes $K_{\mathrm{x}}$ and $K_{\mathrm{q}}$ at the desired places and follows the input references $V_{o 1, \text { ref }}$ and $V_{o 2, \text { ref. This figure is }}$ a more detailed representation of Fig. 5(a) in which it is shown how the output voltages are controlled by the duty cycles $d_{1}$ and $d_{2}$. This figure shows that $d_{1}$ is used to control $V_{o 1}$ and $d_{2}$ is used to control the second output voltage $V_{o 2}$. Substituting (56) in (55), the following equation is obtained:
$\left[\begin{array}{l}d_{1} \\ d_{2}\end{array}\right]=-\left[\begin{array}{lllllll}K_{11} & K_{12} & K_{13} & K_{14} & K_{15} & K_{11}^{\prime} & K_{12}^{\prime} \\ K_{21} & K_{22} & K_{23} & K_{24} & K_{25} & K_{21}^{\prime} & K_{22}^{\prime}\end{array}\right]\left[\begin{array}{c}i_{L 1} \\ i_{L 3} \\ V_{C 2} \\ V_{o 1} \\ V_{o 2} \\ q_{1} \\ q_{2}\end{array}\right]$
After simplification, $d_{1}$ is obtained as Fig. 5(b) and $d_{2}$ is obtained as Fig. 5(c).


Fig. 5. Control system of the proposed converter, (a) Block diagram of the pole-placement control method, (b) Voltage regulator loop of first output, (c) Voltage regulator loop of the second output

The seven eigenvalues of the matrix $\bar{A}$ are achieved as (59):
$\bar{\gamma}=0,-4444.9,4173.2,-50 \pm 3093.9 i, 0,-111.7$
As it is seen, two of the eigenvalues are obtained at the origin which is resulted from the two additional integral states. All of the eigenvalues should be sufficiently shifted to the left side of
the $j w$ axis so that the closed-loop system is stable. Therefore, the new eigenvalues are obtained as follows:
$\bar{\gamma}=-6600,-11045,-2427,-6650 \pm 3094 i,-6600,-10012$
Using MATLAB formula for placing the eigenvalues by importing the matrixes $\bar{A}$ and $\bar{B}$, and designed places of the closed-loop eigenvalues as $\left[K_{x} K_{q}\right]=\operatorname{place}(\bar{A}, \bar{B}, \bar{\gamma})$, control coefficient matrixes $K_{x}$ and $K_{q}$ are obtained as follows:

$$
\begin{align*}
& K_{x}=\left[\begin{array}{ccccc}
-0.0024 & -0.0669 & 0.0549 & 4.8681 & 0.0992 \\
0.0608 & 0.2275 & -0.0098 & -5.0426 & 0.1007
\end{array}\right] \\
& K_{q}=\left[\begin{array}{cc}
2888.7 & -416.9 \\
6927.4 & -16.8
\end{array}\right] \tag{61}
\end{align*}
$$

The Bode diagram of the proposed converter after applying the controller is shown in Fig. 6. As shown, the gain and the phase margins are both positives values. Therefore, the closedloop system is stable and the system poles are located at appropriate places.


Fig. 6. Bode diagram after applying controller

## VII. COMPARISON STUDY

In this section, the proposed dual-input dual-output dc-dc converter is compared with other multi-port step-up dc-dc converters in the literature. The comparison factors are the number of components ( $N_{\text {comp. }}$ ), voltage gain, NPVS across the semiconductors, and efficiency. The results of the comparison are presented in Table III. The output voltages curves of the proposed converter and the converters in [8-11] and [24] in terms of various $d_{1}, d_{2}$ have been plotted in Fig. 7.


Fig. 7. The output voltages comparison between the proposed converter, [811], and [24] versus different $d_{1}$ and $d_{2}$

To better comparison, it is assumed that the duty cycles are equal and the input voltages are identical. Assuming this, the NPVS on switches and diodes, total NPVS (TNPVS) and the
average NPVS (ANPVS) have been achieved and tabulated in Table III. It is important to mention that in Table III, the average NPVS is defined as ANPVS $=$ TNPVS/ $\left(N_{\text {switch }}+N_{\text {diode }}\right)$. Fig. 8(a) illustrates the voltage gains of the proposed converter and the converters presented in the literature. According to this figure, although the topology of [10] can produce higher voltage gain compared to the proposed converter for $d>0.62$, however, operating in high duty cycles increases the conduction losses of the converter, deteriorates the efficiency, and complicates its controllability. Therefore, for small duty cycles $(0.5<d<0.62)$ the proposed converter has a higher voltage gain over [10]. Moreover, the proposed converter has the same voltage gain with [14]. The converter in [25] also can produce high voltage gains. The duty cycle limitation for this converter is $0<d<0.33$. Other converters in Fig. 8(a) can operate in $0.5<d<1$. Fig. 8(b) shows that the switches $S_{2,3,5}$ in the proposed converter have the lower NPVS compared to the $S_{1,2}$ in [10] for $0.5<d<0.62$. Although the switches $S_{1,2}$ in [10] have lower NPVS over the $S_{2,3,5}$ in the proposed converter for $d>0.62$, however, operating in high duty cycles is not recommended. Furthermore, with increasing the duty cycle $(d)$ which increases the voltage gain, the NPVS of $Q$ in [10] is increased, too. This case is an important disadvantage of the topology in [10]. The switches $S_{2,3,5}$ in the proposed converter have the same NPVS compared to [14]. The switch $S_{s 1}$ in [25] has a lower NPVS compared to the other converters. However, this converter can operate only in $0<d<0.33$. The NPVS of the diodes in the proposed converter and the other converters in the literature are compared in Fig. 8(c). Fig. 8(c) shows that for a recommended interval of duty cycle $(0.5<d<0.62)$, the diodes $D_{1,2,5}$ in the proposed converter and $D_{a 1, b 1, o 2}$ in [14] have the lowest NPVS. The diodes $D_{3,4}$ in the proposed converter have the same NPVS with $D_{1,2,3, o 1}$ in [14]. As the duty cycle increases, NPVS of $D_{o}$ in [10] is increased too, which restricts the use of this converter in high-voltage applications. In Fig. 8(d), the ANPVS across the semiconductors is depicted. According to this figure, for all of the duty cycles, ANPVS of the proposed converter is lower than [8], [9], [11], [14], [24], and [25]. It can be seen that for all of the duty cycles, the ANPVS of the converters in [8], [11], and [24] is constant which are $50 \%, 62.5 \%$, and $58.3 \%$, respectively. As shown in this figure, with increasing the duty cycle, the ANPVS of the converters in [9], [10], [14], [25] and the proposed converter is decreased. Furthermore, for higher values of the duty cycle, the proposed converter and the converter in [10] have the lowest ANPVS on their semiconductors. The ratio of voltage gain to ANPVS for the proposed converter and other topologies is compared in Fig. 9(a). It can be seen that this ratio increase with increasing the duty cycle for all of the converters. For $0.5<d<0.6$, the ratio $G_{1}$ /ANPVS of the proposed converter is the highest value. This means that to obtain the desired voltage gains, the ANPVS of the proposed converter will be lower than others which causes the cost, size, and losses of the converter to be reduced. Furthermore, the ratio $G_{2} / \mathrm{ANPVS}$ of the proposed converter is higher than the converters in [8], [9], [11], $G_{1} / \mathrm{ANPVS}$ and $G_{2} / \mathrm{ANPVS}$ of [14], and [24] for all of the duty cycles. To have a fair discussion about the number of components ( $N_{\text {comp. }}$ ), the ratio of $G_{\text {total }} / N_{\text {comp. }}$. is calculated and presented in Table III which is depicted in Fig. 9(b) for all of
the converters. To calculate $G_{\text {total }}$, it is assumed that $V_{1}=V_{2}=V_{\text {in }}$ and $d_{1}=d_{2}=d . G_{\text {total }}$ for the dual-input single-output converters in [8-11] is the same $V_{o} / V_{i n}$. For the single-input three-output converter in [14], the converter in [24], and the proposed converter $G_{\text {total }}$ is $\left(V_{o 1}+V_{o 2}+V_{o 3}\right) / V_{i n}$ and $\left(V_{o 1}+V_{o 2}\right) / V_{i n}$, respectively. Fig. 9(b) shows that for all of the duty cycles, this ratio is the highest value for the proposed converter compared to the converters in [8], [11], and [25].

The ratio $G_{\text {total }} / N_{\text {comp }}$ in the proposed converter is higher than [9] and [10] for $d<0.71$. This means that for producing a desired value of $G_{\text {total }}$, the proposed converter utilizes a lower number of devices compared to [9] and [10]. To better understand, the comparison factors (output voltages, switch NPVS, etc.) are calculated assuming $d_{1}=d_{2}=0.55$ and $V_{1}=V_{2}=20 \mathrm{~V}$ and the values are presented in Table III.

Table III
COMPARISON BETWEEN THE PROPOSED CONVERTER AND THE CONVERTERS IN [8-11, 14, 24, AND 25]

|  | [8] | [9] | [10] | [11] | [14] | [24] with $m=3$ | [25] | Proposed |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. of Switch | 2 | 2 | 3 | 2 | 2 | 2 | 6 | 5 |
| No. of Diode | 3 | 2 | 3 | 2 | 7 | 6 | 5 | 5 |
| No. of Inductor | 2 | 2 | 3 | 2 | 2 | 2 | 2 | 4 |
| No. of Capacitor | 4 | 2 | 4 | 2 | 7 | 6 | 2 | 5 |
| No. of Component ( $N_{\text {comp. }}$ ) | 11 | 8 | 13 | 8 | 18 | 16 | 15 | 19 |
| No. of input | 2 | 2 | 2 | 2 | 1 | 2 | 2 | 2 |
| No. of output | 1 | 1 | 1 | 1 | 3 | 2 | 2 | 2 |
| Output voltage(s) ( $d_{1}=d_{2}=0.55$ ) and $\left(V_{1}=V_{2}=20 \mathrm{~V}\right)$ | $V_{o}=\frac{V_{1}}{1-d_{1}}+\frac{V_{2}}{1-d_{2}}$ | $V_{o}=\frac{d_{1} d_{2} V_{1}}{\left(1-d_{1}\right)\left(1-d_{2}\right)}+\frac{V_{2}}{1-d_{2}}$ | $V_{o}=\frac{V_{1}}{\left(1-d_{1}\right)^{2}}+\frac{V_{2}}{1-d_{2}}$ | $V_{o}=\frac{V_{1}}{1-d_{1}}+\frac{V_{2}}{1-d_{2}}$ | $\begin{gathered} V_{o 1}=\frac{2 V_{i}}{1-d} \\ V_{o 2}=\frac{V_{i}}{1-d} \\ V_{o 3}=\frac{3+d}{1-d} V_{i} \end{gathered}$ | $\begin{aligned} & V_{o 1}=\frac{2 V_{1}}{1-d_{1}}+\frac{V_{2}}{1-d_{2}} \\ & V_{o 2}=\frac{V_{1}}{1-d_{1}}+\frac{2 V_{2}}{1-d_{2}} \end{aligned}$ | $\begin{aligned} & V_{o 1}=\frac{\left(1-d_{1}\right) V_{1}+\left(1-d_{2}\right) V_{2}}{1-d_{1}-d_{2}-d_{3}} \\ & V_{o 2}=\left(d_{s o 2}-d_{1} V_{1}+\left(d_{s o 2}-d_{2}\right) V_{2}\right. \end{aligned}$ | $\begin{aligned} & V_{o 1}=\frac{2 V_{1}}{1-d_{1}}+\frac{1+d_{2}}{1-d_{2}} V_{2} \\ & V_{o 2}=\frac{2 V_{1}}{1-d_{1}}+\frac{d_{2} V_{2}}{1-d_{2}} \end{aligned}$ |
|  | $V_{o}=88.9 \mathrm{~V}$ | $V_{o}=74.3 \mathrm{~V}$ | $V_{o}=143.2 \mathrm{~V}$ | $V_{o}=88.9 \mathrm{~V}$ | $\begin{gathered} V_{o 1}=88.9 \mathrm{~V} \\ V_{o 2}=44.4 \mathrm{~V} \\ V_{o 3}=157.8 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & V_{o 1}=133.3 \mathrm{~V} \\ & V_{o 2}=133.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \begin{array}{c} V_{o 1}=120 \mathrm{~V} \text { with } \\ \left(d_{1}=d_{2}=d_{3}=0.25\right) \end{array} \end{aligned}$ | $\begin{aligned} & V_{o 1}=157.8 \mathrm{~V} \\ & V_{o 2}=113.3 \mathrm{~V} \end{aligned}$ |
| NPVS of switches ( $d=0.55$ ) | $S_{1,2}: 0.5$ | $\begin{aligned} & S_{1}: \frac{1-d}{d^{2}-d+1} \\ & S_{2}: \frac{1}{d^{2}-d+1} \end{aligned}$ | $\begin{aligned} & S_{1,2}: \frac{1-d}{2-d} \\ & Q: \frac{d}{2-d} \end{aligned}$ | $S_{1,2}: 0.5$ | $S_{1,2}: \frac{1}{3+d}$ | $\frac{1}{3}$ | $\begin{gathered} S_{o 1}: 1 \\ S_{s 12}: \frac{1-3 d}{2(1-d)} \\ S_{s 1}: \frac{1-3 d}{4(1-d)} \end{gathered}$ | $\begin{gathered} S_{2,3,5}: \frac{1}{3+d} \\ S_{1,4}: \frac{2}{3+d} \end{gathered}$ |
|  | $S_{1,2}: 50 \%$ | $\begin{gathered} S_{1}: 59.8 \% \\ S_{2}: 132.9 \% \end{gathered}$ | $\begin{aligned} & S_{1,2:}: 31 \% \\ & Q: 37.9 \% \end{aligned}$ | $S_{1,2}: 50 \%$ | $S_{1,2}: 28.2 \%$ | 33.3\% | $S_{o 1}: 100 \%$ $S_{s 12}: 16.7 \%$ $S_{s 1}: 8.3 \%$ with $(d=0.25)$ | $\begin{gathered} S_{2,3,5:}: 28.2 \% \\ S_{1,4:} 56.3 \% \end{gathered}$ |
| NPVS of diodes$(d=0.55)$ | $D_{1,2,3}: 0.5$ | $\begin{aligned} & D_{1}: \frac{1-d}{d^{2}-d+1} \\ & D_{2}: \frac{1}{d^{2}-d+1} \end{aligned}$ | $\begin{gathered} D_{1,2}: \frac{1-d}{2-d} \\ D_{o}: \frac{1}{2-d} \end{gathered}$ | $\begin{gathered} D_{1}: 0.5 \\ D_{2}: 1 \end{gathered}$ | $\begin{aligned} & D_{1,2,3,01}: \frac{2}{3+d} \\ & D_{a 1, b 1,02}: \frac{1}{3+d} \end{aligned}$ | $\frac{2}{3}$ | $\begin{gathered} D_{o 1}: 1 \\ D_{R 1}, D_{R 2}: \frac{1-3 d}{2(1-d)} \end{gathered}$ | $\begin{aligned} & D_{1,2,5}: \frac{1}{3+d} \\ & D_{3,4}: \frac{2}{3+d} \end{aligned}$ |
|  | $D_{1,2,3}: 50 \%$ | $\begin{gathered} D_{1}: 59.8 \% \\ D_{2}: 132.9 \% \end{gathered}$ | $\begin{gathered} D_{1,2}: 31 \% \\ D_{o}: 69 \% \end{gathered}$ | $\begin{gathered} D_{1}: 50 \% \\ D_{2}: 100 \% \end{gathered}$ | $\begin{aligned} & D_{1,2,3,01}: 56.3 \% \\ & D_{\text {al,b1,o2: }} 28.2 \% \end{aligned}$ | 66.7\% | $\begin{gathered} D_{o 11}: 100 \% \\ D_{R 1}, D_{R 2}: 16.7 \% \\ \text { with }(d=0.25) \end{gathered}$ | $\begin{gathered} D_{1,2,5:} 28.2 \% \\ D_{3,4:}: 56.3 \% \end{gathered}$ |
| Total NPVS$(d=0.55)$ | 2.5 | $\frac{4-2 d}{d^{2}-d+1}$ | $\frac{5-3 d}{2-d}$ | 2.5 | $\frac{13}{3+d}$ | $\frac{14}{3}$ | $\frac{15-29 d}{4(1-d)}$ | $\frac{14}{3+d}$ |
|  | 250\% | 385.4\% | 231\% | 250\% | 366.2\% | 466.7\% | 258.3\% | 394.4\% |
| Average NPVS$(d=0.55)$ | 0.5 | $\frac{2-d}{2\left(d^{2}-d+1\right)}$ | $\frac{5-3 d}{6(2-d)}$ | 0.625 | $\frac{13}{9(3+d)}$ | $\frac{7}{12}$ | $\frac{15-29 d}{24(1-d)}$ | $\frac{7}{5(3+d)}$ |
|  | 50\% | 96.3\% | 38.7\% | 62.5\% | 40.7\% | 58.3\% | 43.1\% | 39.4\% |
| $\begin{gathered} \text { G/ANPVS } \\ (d=0.55) \end{gathered}$ | $\frac{4}{1-d}$ | $\frac{2\left(d^{2}-d+1\right)^{2}}{(2-d)(1-d)^{2}}$ | $\frac{6(2-d)^{2}}{(5-3 d)(1-d)^{2}}$ | $\frac{16}{5(1-d)}$ | $\begin{aligned} & \frac{G_{1}}{\text { ANPVS }}=\frac{18(3+d)}{13(1-d)} \\ & \frac{G_{1}}{\text { ANPVS }}=\frac{9(3+d)}{13(1-d)} \\ & \frac{G_{1}}{\text { ANPVS }}=\frac{9(3+d)^{2}}{13(1-d)} \end{aligned}$ | $\frac{36}{7(1-d)}$ | $\frac{48(1-d)^{2}}{(1-3 d)(15-29 d)}$ | $\begin{aligned} & \frac{G_{1}}{\text { ANPVS }}=\frac{5(3+d)^{2}}{7(1-d)} \\ & \frac{G_{2}}{\text { ANPVS }}=\frac{5(d+2)(d+3)}{7(1-d)} \end{aligned}$ |
|  | 8.9 | 3.9 | 18.6 | 7.1 | $\begin{aligned} & \frac{G_{1}}{\text { ANPVS }}=10.9 \\ & \frac{G_{1}}{\text { ANPVS }}=5.5 \\ & \frac{G_{1}}{\text { ANPVS }}=19.4 \end{aligned}$ | 11.4 | 13.9 | $\begin{aligned} & \frac{G_{1}}{A N P V S}=20 \\ & \frac{G_{2}}{A N P V S}=14.4 \end{aligned}$ |
| $\begin{gathered} G_{\text {totall }} / N_{\text {comp. }} . \\ (d=0.55) \end{gathered}$ | $\frac{2}{11(1-d)}$ | $\frac{d^{2}-d+1}{8(1-d)^{2}}$ | $\frac{2-d}{13(1-d)^{2}}$ | $\frac{1}{4(1-d)}$ | $\frac{6+d}{18(1-d)}$ | $\frac{6}{16(1-d)}$ | $\frac{2(1-d)}{15(1-3 d)}$ | $\frac{5+2 d}{19(1-d)}$ |
|  | 40.4\% | 46.5\% | $55.1 \%$ | 55.6\% | 80.9\% | 83.3\% | 40\% | 71.3\% |
| Efficiency (\%) | $\simeq 90 \%$ at 300 W | $\simeq 97.5 \%$ at 200 W | Not reported | Not reported | $\simeq 94.2 \%$ at 600 W | $\begin{aligned} & 96.82 \% \text { at } 1000 \mathrm{~W} \\ & \text { (4-input 2-output) } \end{aligned}$ | $88 \%$ at 1000 W | 94.35\% at 350W |

Table IV
COST AND EFFICIENCY COMPARISON BETWEEN THE PROPOSED CONVERTER AND OTHER TOPOLOGIES

| Converter | Cost of |  |  |  | Total cost | Efficiency | Considerations |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cores | Switches | Diodes | Capacitors |  |  |  |
| [7] | $2 \times 17$ \$ | $2 \times 6.51 \$$ | 5×1.63\$ | $\begin{gathered} 4 \times 10.64 \$ \\ 1 \times 14 \$ \end{gathered}$ | 111.73\$ | 91.4\% at 400W | 2-input 1-output |
| [8] | $2 \times 5.77$ \$ | $2 \times 13.18 \$$ | $3 \times 1.14 \$$ | $4 \times 6.01$ \$ | 65.36\$ | 90\% at 300W | 2-input 1-output |
| [9] | $2 \times 5.77 \$$ | $2 \times 7.16 \$$ | $2 \times 1.14 \$$ | $\begin{aligned} & 1 \times 4.04 \$ \\ & 1 \times 1.11 \$ \end{aligned}$ | 33.29\$ | 97.5\% at 200W | 2-input 1-output |
| [11] | $2 \times 5.77 \$$ | $2 \times 14.07 \$$ | $2 \times 1.48 \$$ | $\begin{gathered} 1 \times 5.78 \$ \\ 1 \times 4.2 \$ \end{gathered}$ | 52.62\$ | Not reported | 2-input 1-output |
| [14] | $2 \times 5.77 \$$ | $2 \times 5.73 \$$ | $\begin{aligned} & 3 \times 0.99 \$ \\ & 4 \times 1.14 \$ \end{aligned}$ | $\begin{aligned} & 1 \times 3.13 \$ \\ & 3 \times 4.07 \$ \\ & 2 \times 1.29 \$ \\ & 1 \times 1.83 \$ \end{aligned}$ | 50.28\$ | 94.2\% at 600W | 1-input 3-output |
| [24] | $2 \times 5.77 \$$ | $2 \times 5.11 \$$ | $6 \times 2.26 \$$ | 6×2.66\$ | 51.28\$ | $\begin{aligned} & 96.82 \% \text { at } 1000 \mathrm{~W} \\ & \text { (4-input 2-output) } \end{aligned}$ | 2-input 2-output |
| [25] | $2 \times 6.39 \$$ | $\begin{gathered} 4 \times 9.77 \$ \\ 2 \times 2.6 \$ \end{gathered}$ | $5 \times 0.97 \$$ | $\begin{aligned} & 1 \times 3.19 \$ \\ & 1 \times 0.54 \$ \end{aligned}$ | 65.64\$ | $88 \%$ at 1000 W | 2-input 2-output |
| Proposed | $\begin{aligned} & 2 \times 5.77 \$ \\ & 2 \times 1.53 \$ \end{aligned}$ | $\begin{gathered} 2 \times 4.3 \$ \\ 3 \times 5.73 \$ \end{gathered}$ | $5 \times 1.14 \$$ | $\begin{aligned} & \hline 1 \times 0.41 \$ \\ & 1 \times 0.43 \$ \\ & 1 \times 0.62 \$ \\ & 1 \times 0.62 \$ \\ & 1 \times 1.43 \$ \\ & \hline \end{aligned}$ | 49.6\$ | 94.35\% at 350W | 2-input 2-output |



Fig. 8. Comparison between the proposed converter and other converters in literature (assuming $V_{1}=V_{2}, d_{1}=d_{2}$ ), (a) Voltage gain comparison, (b) Switches NPVS comparison, (c) Diodes NPVS comparison, (d) ANPVS comparison


Fig. 9. Comparison between the proposed converter and other converters in literature (assuming $V_{1}=V_{2}, d_{1}=d_{2}$ ), (a) [voltage gain/ANPVS] comparison, (b) [ $\mathrm{G}_{\text {total }} / \mathrm{N}_{\text {comp. }}$.] comparison

Another important factor that is compared between the proposed converter and the other converters is the cost. To compare the cost of the proposed converter and the converters presented in the literature, the price of the components utilized in the converters should be obtained. The estimated price of the components is taken from ALLDATASHEET and MOUSER websites and they are summarized in Table IV. As shown, the cost of the proposed converter is lower than the converters in [7], [8], [11], [14], [24], and [25]. Only the converter in [9] has a lower cost compared to the proposed converter. It is important to mention that the power level of the converter in [9] is lower than the proposed converter. The converter in [9] has several disadvantages compared to the proposed converter. The first is that the voltage gain of the converter in [9] is much lower than the proposed converter. Furthermore, for $d<0.71$, the ratio $G_{\text {total }} / N_{\text {comp }}$ for the converter in [9] is lower than the proposed converter. This means that for producing a desired value of $G_{\text {total }}$, the proposed converter utilizes a lower number of devices compared to [9]. Table IV also states that the efficiency of the converters in [7], [8], [14], and [25] is lower than the proposed converter. The proposed converter has a lower efficiency over the converters in [9] and [24]. It is important to mention that the efficiency reported in reference [24] is for a four-input double-output converter and the efficiency of the double-input double-output case is not available in this reference.

## VIII. EFFICIENCY ANALYSIS

A detailed analysis of the efficiency is described in this section. For this aim, the MOSFET switches are modeled with an ON-state resistance ( $r_{D S}$ ) and the IGBT switches are modeled with a resistance $\left(r_{C E}\right)$ in series with a DC voltage source $\left(V_{C E}\right)$. The diodes are modeled with a resistance $\left(r_{D}\right)$ in series with a DC voltage source representing voltage drop $\left(V_{F}\right)$. The equivalent series resistance (ESR) of inductors $\left(r_{L}\right)$
and capacitors $\left(r_{C}\right)$ is also considered. The total power loss ( $P_{\text {Loss }}$ ) is considered as follows:
$P_{\text {Loss }}=P_{r L}+P_{r c}+P_{S}+P_{D}$
$P_{r L}, P_{r C}, P_{S}$, and $P_{D}$ indicate the losses correlated with ESRs of inductors, ESRs of capacitors, switches, and diodes, respectively. The ESR losses of inductors are evaluated as follows:

$$
\begin{align*}
P_{r L} & =P_{r L 1}+P_{r L 2}+P_{r L 3}+P_{r L 4} \\
& =r_{L 1} I_{L 1, m s}^{2}+r_{L 2} I_{L 2, m s}^{2}+r_{L 3} I_{L 3, m s}^{2}+r_{L 4} I_{L 4, m s}^{2} \tag{63}
\end{align*}
$$

For efficiency investigation, the current ripple of the inductors is neglected. Hence, the RMS values of inductors currents are equal to average values. So, according to Table II, the currents through inductors are approximated as below:
$I_{L 1, m s}=I_{L 2, m s}=\frac{I_{o 1}+I_{o 2}}{1-d_{1}}$
$I_{L 3, m s}=\frac{I_{o 1}}{1-d_{2}}$
$I_{L 4, m s}=\frac{I_{o 1}+I_{o 2}}{1-d_{2}}$
Substituting (64)-(66) in (63), the ESR losses of inductors is calculated. The capacitors ESR losses are written as follows:
$P_{r C}=P_{r C 1}+P_{r C 2}+P_{r C 3}+P_{r C O 1}+P_{r C O 2}$

$$
\begin{align*}
& =P_{r C 1}+P_{r C 2}+P_{r c 3}+P_{r C o 1}+P_{r C o 2}  \tag{67}\\
& =r_{C 1} I_{C 1, m s}^{2}+r_{C 2} I_{C 2, m s}^{2}+r_{C 3} I_{C 3, m s}^{2}+r_{C o 1} I_{C o 1, m s}^{2}+r_{C O 2} I_{C o 2, m s}^{2}
\end{align*}
$$

The RMS values of the currents through the capacitors are listed in Table II. Substituting these values in (67), the ESR losses of the capacitors are obtained. The power losses of the switches is expressed as follows:
$P_{S}=P_{r D S}+P_{r C E}+P_{V C E}+P_{S W}$
In (68), $P_{r D S}, P_{r C E}$, and $P_{V C E}$ indicate the conduction losses of the switches. $P_{S W}$ represents the switching losses of the switches. $P_{r D S}$ and $P_{r C E}$ are calculated as follows:
$P_{r D S}=r_{D S 1} I_{S 1, m s}^{2}+r_{D S} I_{S 2, m s}^{2}+r_{D S 3} I_{S 3, m s}^{2}$
$P_{r C E}=r_{C E 4} I_{S 4, m s}^{2}+r_{C E 5} I_{S 5, m s}^{2}$
$I_{S l, r m s}, \ldots, I_{S S, r m s}$ are the RMS values of the currents through the switches which are listed in Table II. $P_{V C E}$ for the switches $S_{4}$ and $S_{5}$ are calculated as follows:
$P_{V C E}=V_{C E 4} I_{S 4, \text { ave }}+V_{C E 5} I_{S 5, \text { ave }}$
Besides, the switching losses ( $P_{S W}$ ) are evaluated as follows:
$P_{S W}=\sum_{i=1}^{5} \frac{1}{6} f v_{S i} I_{S i, a v e}\left(t_{\text {on }, i}+t_{\text {off }, i}\right)$
In (72), $f, v_{S}$, and $I_{s, a v e}$ are the switching frequency, voltage across the power switch $S$, and the average current of the switch. $t_{o n}$ and $t_{o f f}$ denote respectively the current rise and fall times of switches given in the switch datasheet. The power losses correspond to diodes are evaluated according to the following equation:

$$
\begin{equation*}
P_{D}=\sum_{i=1}^{5}\left(V_{F i} I_{D i, a v e}+r_{D i} I_{D i, m s}^{2}\right) \tag{73}
\end{equation*}
$$

$I_{D, a v e}$ and $I_{D, r m s}$ are given in Table II. Eventually, the efficiency of the converter is calculated as follows:
$\eta=\frac{P_{o}}{P_{o}+P_{\text {Loss }}} \times 100=\frac{V_{o 1} I_{o 1}+V_{o 2} I_{o 2}}{V_{o 1} I_{o 1}+V_{o 2} I_{o 2}+P_{\text {Loss }}} \times 100$

## IX. EXPERIMENTAL RESULTS

In this section, to verify the results of the mathematical analysis, a prototype of the proposed dual-input dual-output dc-dc converter is implemented and tested. The photograph of the laboratory prototype is shown in Fig. 10. The parameters of the implemented converter are listed in Table V. The MOSFET switches IRFP90N20D are used for the switches $S_{1-}$ $S_{3}$. The switches $S_{4}$ and $S_{5}$ are of type IGBT BUP403. The diodes used in the converter are of type MUR1560. ESR of the inductors $\left(r_{L}\right)$ and capacitors $\left(r_{C}\right)$ is considered $0.01 \Omega$. The switching pulses are produced by ATmega16 AVR Microcontroller. The voltage waveforms of the output capacitors $C_{o 1}$ and $C_{o 2}$ are shown in Fig. 11(a). The output voltages are 185 V and 120 V , respectively. The first output voltage $\left(V_{o 1}\right)$ is about 13 times higher than $V_{1}$ and 9 times higher than $V_{2}$. Similarly, the second output voltage is 8 times higher than $V_{1}$ and 6 times higher than $V_{2}$. These show the step-up capability of the proposed converter. Fig. 11(b) illustrates the voltage waveforms of the capacitors $C_{2}$ and $C_{3}$. Based on this figure, the voltage across the capacitors $C_{2}$ and $C_{3}$ are about 69 V and 108 V , respectively. These values show a good agreement between the measurement and analytical calculations. In Fig. 11(c) and (d), the PVS on the diodes and switches are shown. The PVS on diodes $D_{1}\left(\right.$ or $\left.D_{2}\right)$ and $D_{5}$ are about 40 V and 61 V , respectively. Therefore, the NPVS of diodes $D_{1}$ and $D_{5}$ is $21.62 \%$ and $33 \%$, respectively. The PVS of the switches in the proposed converter is demonstrated in Fig. 11(d). The inductors' currents are shown in Fig. 12(a) and (b). It is clear that the proper design of the inductances has resulted in a low current ripple of inductors $L_{1}$ (or $L_{2}$ ) and $L_{4}$ which are about $16.84 \%$ and $12.7 \%$, respectively. This figure also shows that the maximum values of inductors' currents are 8.4A and 8.1 A , respectively which lead to lower current stress on the switches and diodes and consequently the lower losses. The current drawn from each of the input sources is shown in Fig. 12(c) and (d) for $R_{1}=171 \Omega$ and $R_{2}=96 \Omega$. The average value of these two currents is 14.3 A and 8.38 A , respectively.


Fig. 10. Photograph of the proposed converter
Table V
PARAMETERS OF THE PROPOSED CONVERTER

| Parameter | Value | Parameter | Value |
| :---: | :---: | :---: | :---: |
| $V_{1}$ | 14.23 V | $C_{2}$ | $47 \mu \mathrm{~F}$ |
| $V_{2}$ | 20 V | $C_{3}$ | $33 \mu \mathrm{~F}$ |
| $d_{1}$ | 0.7 | $C_{o 1}, C_{o 2}$ | $47 \mu \mathrm{~F}$ |
| $d_{2}$ | 0.65 | $P_{o}$ | 350 W |
| $L_{1}, L_{2}$ | $100 \mu \mathrm{H}$ | $f$ | 40 kHz |
| $L_{3}, L_{4}$ | $200 \mu \mathrm{H}$ | $V_{o 1}$ | 185 V |
| $C_{1}$ | $470 \mu \mathrm{~F}$ | $V_{o 2}$ | 120 V |

Therefore, the input power is achieved about 371W and the efficiency is about $94.35 \%$.


Fig. 11. Experimental waveforms of (a) Output voltages $\left(V_{o 1}\right.$ and $\left.V_{o 2}\right)$, (b) Capacitors $C_{2}$ and $C_{3}$ voltage ( $V_{C 2}$ and $V_{C 3}$ ), (c) PVS on diodes $D_{1}, D_{2}$, and $D_{5}$, (d) PVS on switches $S_{1}, S_{2}$, and $S_{3}$


Fig. 12. Current waveforms of (a) inductors $L_{1}$ and $L_{2}$, (b) inductor $L_{4}$, (c) first input, (d) second input

If the output power level is reduced from 350 W to about 300 W , the currents drawn from the input sources are also reduced which is shown in Fig. 13(a) and (b) for $R_{1}=195 \Omega$ and $R_{2}=115 \Omega$. In this case, the average current delivered by each input source is respectively 12.2 A and 7.23 A and the input power is about 318 W . Therefore, the efficiency of the converter is $94.57 \%$. The efficiency of the proposed converter in terms of the total output power is plotted in Fig. 13(c). This figure shows that the efficiency of the proposed converter for the total output power of $[100-350 \mathrm{~W}]$ is higher than $94 \%$. The maximum efficiency is about $94.67 \%$ which occurs around 155 W output power. The efficiency of the converter at the full load is about $94.35 \%$. Using high-tech semiconductors with low on-state resistance and forward voltage drop and shorter turn on/off times, the efficiency can be further improved. The experimental waveform of the dynamic response under load variation is depicted in Fig. 13(d). This figure shows the waveform of the output voltages $V_{o 1}$ and $V_{o 2}$ when $I_{o 1}$ varies
between $I_{o 1, \max }$ and $0.5 I_{o 1, \max }$ and $I_{o 2}$ remains constant. Due to the $I_{o 1}$ variation, the variation of the output voltages $V_{o 1}$ and $V_{o 2}$ is about $1.3 \%$ and $0.2 \%$, respectively. Therefore, the load variation almost has no impact on the output voltages.


Fig. 13. Experimental waveforms of (a) first input current at 300W, (b) second input current at 300 W , (c) efficiency, (d) output voltages dynamic with $I_{o 1}$ variation

## X. Conclusion

A new dual-input dual-output step-up dc-dc converter with reduced NPVS across the semiconductors was proposed in this paper. The performance principals and the operation modes were explained, and the steady-state analysis along with design considerations was presented. A comparison with other multi-port structures in the literature was done to verify the better performance of the proposed converter. Comparison results showed that for $0.5<d<0.62$, the proposed converter has a higher voltage gain in comparison with other topologies. Furthermore, for $0.5<d<0.62$, the switches $S_{2,3,5}$ in the proposed converter and for $0.5<d<0.62$, the diodes $D_{1,2,5}$ in the proposed converter have the lowest NPVS compared to the others. The proposed converter experimentally implemented so that $V_{1}=14.23 \mathrm{~V}, V_{2}=20 \mathrm{~V}, d_{1}=0.7, d_{2}=0.65, V_{o 1}=185 \mathrm{~V}$, $V_{o 2}=120 \mathrm{~V}$. The results confirmed the validity of the theoretical analysis and showed that the efficiency of the converter at about 350 W of the total output power was $94.35 \%$.

## REFERENCES

[1] T. Jalilzadeh, E. Babaei, and M. Maalandish, "Generalized nonisolated high step-up DC-DC converter with reduced voltage stress on devices," Int. J. Circuit Theory Appl., vol. 46, no. 11, pp. 2053-2078, Nov. 2018.
[2] T. Jalilzadeh, N. Rostami, E. Babaei, and M. Maalandish, "Ultra-Step-Up DC-DC Converter with Low Voltage Stress on Devices," IET Power Electron., vol. 12, no. 3, pp. 345-357, Oct. 2018.
[3] M. K. Nguyen, Y.C. Lim, J. H. Choi, and G. B. Cho, "Isolated High StepUp DC-DC Converter Based on Quasi-Switched-Boost Network." IEEE Trans. Ind. Electron., vol. 63, no. 12, pp. 7553-7562, Dec. 2016.
[4] M. Azizi, M. Mohamadian, and R. Beiranvand, "A new family of multiinput converters based on three switches leg," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 6812-6822, Nov. 2016.
[5] L. Kumar, and S. Jain, "A multiple source DC/DC converter topology," Int. Journal Elec. Power \& Energy Syst., vol. 51, pp. 278-291, Oct. 2013.
[6] H. Behjati, and A. Davoudi, "Single-stage multi-port DC-DC converter topology," IET Power Electron., vol. 6, no. 2, pp. 392-403, Feb. 2013.
[7] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC-DC Converter With High Voltage Gain and Two

Input Boost Stages," IEEE Trans. Power Electron., vol. 31, no. 6, pp. 4206-4215, Jun. 2016.
[8] A. Deihimi, M. E. S. Mahmoodieh, and R. Iravani, "A new multi-input step-up DC-DC converter for hybrid energy systems," Elec. Power Syst. Research, vol. 149, pp. 111-124, Aug. 2017.
[9] M. R. Banaei, H. Ardi, R. Alizadeh, and A. Farakhor, "Non-isolated multi-input-single-output DC/DC converter for photovoltaic power generation systems," IET Power Electron., vol. 7, no. 11, pp. 2806-2816, Nov. 2014.
[10] K. Varesi, A. A. Ghandomi, S. H. Hosseini, M. Sabahi, and E. Babaei, "An improved structure for multi-input high step-up DC-DC converters." In 8th IEEE Power Electron. Drive Syst. \& Tech. Conf., (PEDSTC), pp. 241-246, 2017.
[11] L. W. Zhou, B.X. Zhu, and Q.M. Luo, "High step-up converter with capacity of multiple input," IET Power Electron., vol. 5, no. 5, pp. 524531, May 2012.
[12] S. Hou, J. Chen, T. Sun, and X. Bi, "Multi-input step-up converters based on the switched-diode-capacitor voltage accumulator," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 381-393, Jan. 2016.
[13] K. Varesi, S. H. Hosseini, M. Sabahi, E. Babaei, S. Saeidabadi, and N. Vosoughi, "Design and Analysis of a Developed Multi-Port High Step-Up DC-DC Converter with Reduced Device Count and Normalized Peak Inverse Voltage on the Switches/Diodes," IEEE Trans. Power Electron., DOI: 10.1109/TPEL.2018.2866492, 2018.
[14] Z. Saadatizadeh, P. Chavoshipour Heris, E. Babaei, and M. Sabahi, "A New Non-Isolated Single-Input Three-Output High Voltage Gain Converter with Low Voltage Stresses on Switches and Diodes," IEEE Trans. Ind. Electron., DOI: 10.1109/TIE.2018.2864710, 2018.
[15] Y. Ye, and K. W. E. Cheng, "Single-switch single-inductor multi-output pulse width modulation converters based on optimised switchedcapacitor," IET Power Electron., vol. 8, no. 11, pp. 2168-2175, Nov. 2015.
[16] T. Kim, and S. Kwak, "Single pole switch leg based multi-port converter with an energy storage," IET Power Electron., vol. 9, no. 6, pp. 13221330, May 2016.
[17] P. Patra, A. Patra, and N. Misra, "A single-inductor multiple-output switcher with simultaneous buck, boost, and inverted outputs," IEEE Trans. Power Electron., vol. 27, no. 4, pp. 1936-1951, April 2012.
[18] A. A. Boora, F. Zare, and A. Ghosh, "Multi-output buck-boost converter with enhanced dynamic response to load and input voltage changes," IET Power Electron., vol. 4, no. 2, pp. 194-208, Feb. 2011.
[19] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "Multi-output DC-DC converters based on diode-clamped converters configuration: topology and control strategy," IET Power Electron., vol. 3, no. 2, pp. 197-208, March 2010.
[20] H. Behjati, and A. Davoudi, "A MIMO topology with series outputs: An interface between diversified energy sources and diode-clamped multilevel inverter," In Applied Power Electronics Conference and Exposition (APEC), 2012 Twenty-Seventh Annual IEEE, pp. 1-6. IEEE, 2012.
[21] H. Behjati, and A. Davoudi, "A multi-port dc-dc converter with independent outputs for vehicular applications," In Vehicle Power and Propulsion Conference (VPPC), 2011 IEEE, pp. 1-5. IEEE, 2011.
[22] A. Nahavandi, M. Tarafdar Hagh, M. B. Bannae Sharifian, and S. Danyali, "A nonisolated multiinput multioutput DC-DC boost converter for electric vehicle applications," IEEE Trans. Power Electron., vol. 30, no. 4, pp. 1818-1835, April 2015.
[23] E. Babaei, and O. Abbasi, "Structure for multi-input multi-output dc-dc boost converter," IET Power Electron., vol. 9, no. 1, pp. 9-19, Jan. 2016.
[24] P. Mohseni, S.H. Hosseini, M. Sabahi, T. Jalilzadeh, M. Maalandish, "A New High Step-Up Multi-Input Multi-Output DC-DC Converter," IEEE Trans. Ind. Electron., vol. 66, no. 7, pp. 5197-5208, Sep. 2018.
[25] S. Kumaravel, R. A. Narayanankutty, V.S. Rao, A. Sankar, "Dual inputdual output DC-DC converter for solar PV/battery/ultra-capacitor powered electric vehicle application," IET Power Electron., vol. 12, no. 13, pp. 3351-3358, July 2019.
[26] K. Ogata,"Modern Control Engineering". New Jersey: Prentice-Hall, 2002


Tohid Jalilzadeh was born in June 1992 in Makou, Iran. He received the B.Sc. degree in electrical engineering from the University of Urmia, Urmia, Iran, in 2014, and
the M.Sc. degree in power electronics from the Department of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran, in 2016. He is currently working toward the Ph.D. degree in power electronics at the Department of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran. He has authored and co-authored more than 15 journals and conference papers. Since 2018, he has been a member of the Iran Elites National Foundation and the Talented Office of the University of Tabriz. His research interests include analysis, design, and control of power electronic converters and their applications in renewable energy sources.


Naghi Rostami was born in Ahar, Iran, in 1984. He received the B.Sc. degree from the Khajeh Nasir Toosi University of Technology, Tehran, Iran, in 2006, the M.Sc. degree from the University of Tehran, Tehran, in 2008, and the Ph.D. degree from the University of Tabriz, Tabriz, Iran, in 2013, all in electrical engineering.
He is currently an Assistant Professor with the Department of Electrical Engineering, University of Tabriz. He is involved in electric machines branch. He is proficient in finite-element software. His current research interests include electric machines and drives, and electric and hybrid vehicles.


Ebrahim Babaei (M'10, SM'16) received the Ph.D. degree in Electrical Engineering from the University of Tabriz, in 2007. In 2007, he joined the Faculty of Electrical and Computer Engineering, University of Tabriz. He has been Professor since 2015. He is the author and co-author of more than 500 journal and conference papers. He also holds 25 patents in the area of power electronics. His current research interests include the analysis, modelling, design, and control of Power Electronics Converters and their applications, Renewable Energy Sources, and FACTS Devices.
Prof. Babaei has been the Editor-in-Chief of the Journal of Electrical Engineering of the University of Tabriz, since 2013. He is also currently an Associate Editor of the IEEE Transactions on Industrial Electronics, IEEE Transactions on Power Electronics, Open Journal of the Industrial Electronics Society, and Iranian Journal of Science and Technology, Transactions of Electrical Engineering. He has been the Corresponding Guest Editor for two special issues in the IEEE Transactions on Industrial Electronics. In addition, Prof. Babaei has been the Technical Program Chair, Track Chair, organizer of different special sessions and Technical Program Committee member in most important international conferences organized in the field of Power Electronics. Several times, he was the recipient of the Best Researcher Award from the University of Tabriz. He also received the Prize Winner and Award of 2016 Outstanding Reviewer from IEEE Transactions on Power Electronics. Prof. Babaei has been included in the Top One Percent of the World's Scientists and Academics according to Thomson Reuters' list from 2015.


Seyed Hossein Hosseini (M'93) was born in Marand, Iran, in 1953. He received the M.S. degree from the Faculty of Engineering, University of Tabriz, Tabriz, Iran, in 1976 with first class honors, and the DEA and Ph.D. degrees from the Institute National Polytechnique de Lorraine, Nancy, France, in 1978 with first class honors and 1981, respectively, all in electrical
engineering.
In 1982, he joined the University of Tabriz as an Assistant Professor in the Department of Electrical Engineering. From September 1990 to September 1991, he was a Visiting Professor with the University of Queensland, Brisbane, Australia. From 1990 to 1995, he was an Associate Professor at the University of Tabriz.
Since 1995, he has been a full Professor at the Department of Electrical Engineering, University of Tabriz. From September 1996 to September 1997, he was a Visiting Professor with the University of Western Ontario, London, ON, Canada. Since January 2017 he is Professor with the Near East University of North Cyprus, Turkey. He is the author of more than 700 Journal and Conference papers. Being announced by the Thomson Reuters in December 2017, 2018 and in December 2019, he became one of the World's Most Influential Scientific Minds, $1 \%$ Top Scientist of the World. His research interests include power electronics, application of power electronics in renewable energy sources, power quality issues, harmonics and VAR compensation systems, electrified railway systems and FACTS devices.

